

## Gigabit 2 × 2 CROSSPOINT SWITCH

### FEATURES

- Up to 2.5-Gbps Operation
- Nonblocking Architecture Allows Each Output to Be Connected to Any Input
- 30 ps of Deterministic Jitter
- Selectable Transmit Preemphasis Per Lane
- Receive Equalization
- Available Packaging: 24-Pin QFN
- Propagation Delay Times: 500 ps Typical
- Inputs Electrically Compatible With CML Signal Levels
- Operates From a Single 3.3-V Supply
- Outputs Can Be Driven to Hi-Z State
- Low Power: 290 mW (typ)
- Integrated Termination Resistors


### APPLICATIONS

- Clock Buffering/Clock MUXing
- Wireless Base Stations
- High-Speed Network Routing
- Telecom/Datacom

### DESCRIPTION

The SN65LVCP202 is a 2 × 2 nonblocking crosspoint switch in a flow-through pinout allowing for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 2:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve high signaling speeds while maintaining low signal skews. The SN65LVCP202 incorporates 100-Ω termination resistors for those applications where board space is at a premium. Transmit preemphasis and receive equalization are built in for superior signal integrity performance.

The SN65LVCP202 is characterized for operation from –40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**LOGIC DIAGRAM**



- Note:**
- V<sub>BB</sub>:** Receiver input internal biasing voltage (allows ac coupling)
  - EQ:** Input equalizer (compensates for frequency dependent transmission line loss of backplanes)
  - R<sub>T</sub>:** Internal 50-Ω receiver termination (100-Ω differential)
  - Preemphasis:** Output precompensation for transmission line losses

**TERMINAL FUNCTIONS**

TERMINAL		TYPE	DESCRIPTION
NAME	NO.		
<b>High Speed I/O</b>			
xA xB	2, 5 3, 6	Differential Inputs (with 50-Ω termination to V <sub>BB</sub> ) xA = P; xB = N	Line-side differential inputs, CML compatible
xY xZ	17, 14 16, 13	Differential output xY = P; xZ = N	Switch-side differential outputs, VML
<b>Control Signals</b>			
$\overline{xDE}$	24, 7	Input	Data enable; active-low; LVTTTL; when not enabled, the output is in high-impedance state for power savings.
S1, S2	1, 18	Input; S1 = channel 1	Switching selection; LVTTTL
P11–P22	22, 21, 9, 10	Input; P11 = channel 1 bit 1	Output preemphasis control; LVTTTL
EQ	23	Input: Selection for receive equalization setting	EQ = 1 (default) is for the 5-dB setting; EQ = 0 is for the 12-dB setting.
<b>Power Supply</b>			
VCC	8, 12, 19	Power	Power supply, 3.3 V ±5%
GND	11, 15, 20		Ground
Thermal pad	Thermal pad		The ground center pad of the package must be connected to GND plane with thermal vias.
V <sub>BB</sub>	4	Input	Receiver input biasing voltage

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




Figure 1. Equivalent Input Circuit Design




Figure 2. Common-Mode Output Voltage Test Circuit

Table 1. CROSSPOINT LOGIC TABLE

OUTPUT CHANNEL 1 (1Y/1Z)		OUTPUT CHANNEL 2 (2Y/2Z)	
CONTROL PINS, S1x	INPUT SELECTED	CONTROL PINS, S2x	INPUT SELECTED
0	1A/1B	0	1A/1B
1	2A/2B	1	2A/2B

AVAILABLE OPTIONS

T <sub>A</sub>	DESCRIPTION	PACKAGED DEVICE <sup>(1)(2)</sup>
		RGE (24-Pin) (Orderable)
-40°C to 85°C	Serial multiplexer	SN65LVCP202RGE

- (1) The package is available taped and reeled. Add an R suffix to device types (e.g., SN65LVCP202RGER).
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

## DISSIPATION RATINGS

PACKAGE THERMAL CHARACTERISTICS <sup>(1)</sup>		
Parameter	Conditions	NOM
$\theta_{JA}$ (junction-to-ambient)	Four-layer JEDEC board (JESD51-7) using four thermal vias of 0,3-mm diameter each, airflow = 0 ft/min (0 m/s)	55.4 C/W

(1) See the *IC Package Thermal Metrics* application report ([SPRA953](#)) for a detailed explanation of thermal parameters.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		UNIT	
$V_{CC}$	Supply voltage range <sup>(2)</sup>	–0.5 V to 6 V	
$V_I$	Voltage range	Control inputs, all outputs	–0.5 V to ( $V_{CC} + 0.5$ V)
		Receiver inputs	–0.5 V to 4 V
ESD	Human-body model <sup>(3)</sup>	All pins	4 kV
	Charged-device model <sup>(4)</sup>	All pins	500 V
$T_J$	Maximum junction temperature	See <i>Package Thermal Characteristics</i> table	
	Moisture sensitivity level	2	
	Reflow temperature package soldering, 4 seconds	260°C	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to the ground terminals.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.

**RECOMMENDED OPERATING CONDITIONS**

			MIN	NOM	MAX	UNIT
dR	Operating data rate				2.5	Gbps
V <sub>CC</sub>	Supply voltage		3.135	3.3	3.465	V
V <sub>CC(N)</sub>	Supply-voltage noise amplitude	10 Hz to 1.25 GHz			20	mV
T <sub>J</sub>	Junction temperature				125	°C
T <sub>A</sub>	Operating free-air temperature <sup>(1)</sup>		–40		85	°C
<b>DIFFERENTIAL INPUTS</b>						
V <sub>ID</sub>	Receiver peak-to-peak differential input voltage <sup>(2)</sup>	dR <sub>(in)</sub> ≤ 1.25 Gbps	100		1750	mV <sub>PP</sub>
V <sub>ICM</sub>	Receiver common-mode input voltage	Note: for best jitter performance, ac coupling is recommended.	1.5	1.6	V <sub>CC</sub> – $\frac{ V_{ID} }{2}$	V
<b>CONTROL INPUTS</b>						
V <sub>IH</sub>	High-level input voltage		2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Low-level input voltage		–0.3		0.8	V
<b>DIFFERENTIAL OUTPUTS</b>						
R <sub>L</sub>	Differential load resistance		80	100	120	Ω

(1) Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

(2) Differential input voltage V<sub>ID</sub> is defined as |IN<sub>+</sub> – IN<sub>–</sub>|.

**ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
<b>DIFFERENTIAL INPUTS</b>					
V <sub>IT+</sub>	Positive-going differential input high threshold			50	mV
V <sub>IT–</sub>	Negative-going differential input low threshold	–50			mV
A <sub>(EQ)</sub>	Equalizer gain	at 1.25 GHz (EQ = 0)		12	dB
R <sub>T(D)</sub>	Termination resistance, differential	80	100	120	Ω
V <sub>BB</sub>	Open-circuit input voltage (input self-bias voltage)	AC-coupled inputs		1.6	V
R <sub>(BBDC)</sub>	Biasing network dc impedance		30		kΩ
R <sub>(BBAC)</sub>	Biasing network ac impedance	375 MHz		42	Ω
<b>DIFFERENTIAL OUTPUTS</b>					
V <sub>ODH</sub>	High-level output voltage	R <sub>L</sub> = 100 Ω ±1%, P <sub>x2</sub> = P <sub>x1</sub> = 0; 2.5-Gbps alternating 1010-pattern; <a href="#">Figure 3</a>		650	mV <sub>PP</sub>
V <sub>ODL</sub>	Low-level output voltage			–650	mV <sub>PP</sub>
V <sub>ODB(PP)</sub>	Output differential voltage without preemphasis <sup>(2)</sup>	1000	1300	1500	mV <sub>PP</sub>
V <sub>OCM</sub>	Output common-mode voltage			1.65	V
ΔV <sub>OC(SS)</sub>	Change in steady-state common-mode output voltage between logic states	See <a href="#">Figure 2</a>		1	mV

(1) All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 3.3 V supply unless otherwise noted. They are for reference purposes and are not production tested.

(2) Differential output voltage V<sub>ODB</sub> is defined as |OUT<sub>+</sub> – OUT<sub>–</sub>|.

**ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>(PE)</sub> $\frac{V_{ODB(PP)}}{V_{ODPE(PP)}}$	R <sub>L</sub> = 100 Ω ±1%; x = Channel 1 or 2; See <a href="#">Figure 3</a>	Px2:Px1 = 00	0		dB	
		Px2:Px1 = 01	3			
		Px2:Px1 = 10	6			
		Px2:Px1 = 11	9			
t <sub>(PRE)</sub>	Preemphasis duration measurement	Output preemphasis is set to 9 dB during test; P <sub>xx</sub> = 1; Measured with a 100-MHz clock signal; R <sub>L</sub> = 100 Ω ±1%, See <a href="#">Figure 4</a>		175	ps	
R <sub>O</sub>	Output resistance	Differential on-chip termination between OUT+ and OUT–		100	Ω	
<b>CONTROL INPUTS</b>						
I <sub>IH</sub>	High-level input current	V <sub>IN</sub> = VCC		5	μA	
I <sub>IL</sub>	Low-level input current	V <sub>IN</sub> = GND		–125	–90	μA
R <sub>(PU)</sub>	Pullup resistance			35	kΩ	
<b>POWER CONSUMPTION</b>						
P <sub>D</sub>	Device power dissipation	All outputs terminated 100 Ω		290	414	mW
P <sub>Z</sub>	Device power dissipation in high-impedance state	All outputs in high-impedance state			331	mW
I <sub>CC</sub>	Device current consumption	All outputs terminated 100 Ω; PRBS 2 <sup>7</sup> – 1 pattern at 2.5 Gbps			115	mA

**SWITCHING CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
<b>MULTIPLEXER</b>						
t <sub>(SM)</sub>	Multiplexer switch time	Multiplexer to valid output		3	6	ns
<b>DIFFERENTIAL OUTPUTS</b>						
t <sub>PLH</sub>	Low-to-high propagation delay	Propagation delay, input to output See <a href="#">Figure 6</a>		0.5	0.7	ns
t <sub>PHL</sub>	High-to-low propagation delay			0.5	0.7	ns
t <sub>r</sub>	Rise time	20% to 80% of V <sub>O(DB)</sub> ; test pattern: 100-MHz clock signal; See <a href="#">Figure 5</a> and <a href="#">Figure 8</a>		110		ps
t <sub>f</sub>	Fall time			110		ps
t <sub>sk(p)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>   <sup>(2)</sup>				20	ps
t <sub>sk(o)</sub>	Output skew <sup>(3)</sup>	All outputs terminated with 100 Ω		25	100	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(4)</sup>				300	ps
t <sub>zd</sub>	Switching time, hi-Z to disable	Assumes 50 Ω to V <sub>cm</sub> and 150-pF load on each output			20	ns
t <sub>ze</sub>	Switching time, hi-Z to enable	Assumes 50 Ω to V <sub>cm</sub> and 150-pF load on each output			10	ns
RJ	Device random jitter, rms	See <a href="#">Figure 8</a> for test circuit. BERT setting 10 <sup>–15</sup> Alternating 10-pattern.		0.8	2	ps-rms

(1) All typical values are at 25°C and with 3.3-V supply unless otherwise noted.

(2) t<sub>sk(p)</sub> is the magnitude of the time difference between the t<sub>PLH</sub> and t<sub>PHL</sub> of any output of a single device.(3) t<sub>sk(o)</sub> is the magnitude of the time difference between the t<sub>PLH</sub> and t<sub>PHL</sub> of any two outputs of a single device.(4) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

**SWITCHING CHARACTERISTICS (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP <sup>(1)</sup>	MAX	UNIT
DJ	Intrinsic deterministic device jitter <sup>(5)(6)</sup> , peak-to-peak	0-dB preemphasis (Pxx = 0); See Figure 8 for the test circuit.	PRBS 2 <sup>7</sup> – 1 pattern	2.5 Gbps			30	ps
	Absolute deterministic output jitter <sup>(7)</sup> , peak-to-peak	0-dB preemphasis (Pxx = 0); See Figure 8 for the test circuit.	PRBS 2 <sup>7</sup> – 1 pattern	1.25 Gbps Over 20-inch (50,8-cm) FR4 trace		7		ps

- (5) Intrinsic deterministic device jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation  $(DJ_{(OUT)} - DJ_{(IN)})$ , where  $DJ_{(OUT)}$  is the total peak-to-peak deterministic jitter measured at the output of the device in PSPP.  $DJ_{(IN)}$  is the peak-to-peak deterministic jitter of the pattern generator driving the device.
- (6) The SN65LVCP202 built-in passive input equalizer compensates for ISI. For a 20-inch (50,8-cm) FR4 transmission line with 8-mil (0,2-mm) trace width, the SN65LVCP202 typically reduces jitter by 60 ps from the device input to the device output.
- (7) Absolute deterministic output jitter reflects the deterministic jitter measured at the SN65LVCP202 output. The value is a real value measured with a bit-error tester as described in Figure 8. The absolute DJ reflects the sum of all deterministic jitter components accumulated over the link:  $DJ_{(absolute)} = DJ_{(signal\ generator)} + DJ_{(transmission\ line)} + DJ_{[intrinsic(SN65LVCP202)]}$ .

**Table 2. Preemphasis Controls Settings**

Px2 <sup>(1)</sup>	Px1 <sup>(1)</sup>	OUTPUT PREEMPHASIS LEVEL IN dB	OUTPUT LEVEL IN mVpp		TYPICAL FR4 TRACE LENGTH
			DE-EMPHASIZED	PREEMPHASIZED	
0	0	0 dB	1200	1200	10 inches (25,4 cm)
0	1	3 dB	850	1200	20 inches (50,8 cm)
1	0	6 dB	600	1200	30 inches (76,2 cm)
1	1	9 dB	425	1200	40 inches (101,6 cm)

(1) x = 1 or 2

**Table 2. Receive Equalization Settings**

EQ	Equalization	Typical Line Trace
1	5 dB	25 inches (63,5 cm) of FR4
0	12 dB	43 inches (109,2 cm) of FR4

PARAMETER MEASUREMENT INFORMATION




Figure 3. Preemphasis and Output Voltage Waveforms and Definitions




Figure 4.  $t_{PRE}$  Preemphasis Duration Measurement




Figure 5. Driver Output Transition Time



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 6. Propagation Delay Input to Output



- A. All input pulses are supplied by an Agilent 81250 Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software.

Figure 7. Driver Jitter Measurement Waveforms





Figure 8. AC Test Circuit — Jitter and Output Rise Time Test Circuit


The SN65LVCP202 input equalizer provides 5-dB frequency gain to compensate for the frequency loss of a shorter backplane transmission line. For characterization purposes, a 24-inch (61-cm) FR-4 coupled transmission line is used in place of the backplane trace. The 24-inch (61-cm) trace provides roughly 5 dB of attenuation between 375 MHz and 1.875 GHz, representing closely the characteristics of a short backplane trace. The loss tangent of the FR4 in the test board is 0.018 with an effective  $\epsilon(r)$  of 4.1.

**TYPICAL DEVICE BEHAVIOR**



NOTE: 51-Inch (129,54-cm) input trace, dR = 2.5 Gbps;  $2^7 - 1$  PRBS

**Figure 9. Data Input and Output Pattern**



**Figure 10. Preemphasis Signal Shape**




Figure 11. Data Output Pattern

TYPICAL CHARACTERISTICS

DETERMINISTIC OUTPUT JITTER vs DATA RATE




Figure 12.

DETERMINISTIC OUTPUT JITTER vs DIFFERENTIAL INPUT AMPLITUDE




Figure 13.

DIFFERENTIAL OUTPUT VOLTAGE vs DATA RATE




Figure 14.

DETERMINISTIC OUTPUT JITTER vs DATA RATE (SUPPLY NOISE IMPACT)




Figure 15.

DETERMINISTIC OUTPUT JITTER vs COMMON-MODE INPUT VOLTAGE




Figure 16.

## APPLICATION INFORMATION

### EXPLANATION OF EQUALIZATION

Backplane designs differ widely in size, layer stackup, and connector placement. In addition, the performance is impacted by trace architecture (trace width, coupling method) and isolation from adjacent signals. Common to most commercial backplanes is the use of FR4 as board material, with its related high-frequency signal attenuation. Within a backplane, the shortest to longest trace lengths differ substantially – often ranging from 8 inches (20.3 cm) up to 40 inches (101.6 cm). Increased loss is associated with longer signal traces. In addition, the backplane connector often contributes a good amount of signal attenuation. As a result, the signal attenuation for a 300-MHz signal might range from 1 dB to 4 dB while the corresponding attenuation for a 2-GHz signal might span 6 dB to 24 dB. This frequency dependent loss causes distortion jitter on the transmitted signal. Each SN65LVCP202 receiver input incorporates an equalizer and compensates for such frequency loss. The SN65LVCP202 equalizer provides 5 dB or 12 dB of frequency gain between 375 MHz and 1.875 GHz, compensating roughly for 20 inches of FR4 material with 8-mil (0,2-cm) trace width. Distortion jitter improvement is substantial, often providing more than 30-ps jitter reduction. The 5-dB compensation is sufficient for most short backplane traces. For longer trace lengths, it is recommended to enable transmit preemphasis in addition.

### SETTING THE PREEMPHASIS LEVEL

The receive equalization compensates for ISI. This reduces jitter and opens the data eye. In order to find the best preemphasis setting for each link, calibration of every link is recommended. Assuming each link consists of a transmitter (with adjustable preemphasis, such as the SN65LVCP202) and the SN65LVCP202 receiver, the following steps are necessary:

1. Set the transmitter and receiver to 0-dB preemphasis; record the data eye on the SN65LVCP202 receiver output.
2. Increase the transmitter preemphasis until the data eye on the SN65LVCP202 receiver output looks the cleanest.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVCP202RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVCP202	<a href="#">Samples</a>
SN65LVCP202RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVCP202	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVCP202RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN65LVCP202RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVCP202RGER	VQFN	RGE	24	3000	356.0	356.0	35.0
SN65LVCP202RGET	VQFN	RGE	24	250	210.0	185.0	35.0

## GENERIC PACKAGE VIEW

RGE 24


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4204104/H



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**LAND PATTERN EXAMPLE**  
EXPOSED METAL SHOWN  
SCALE:15X



4219013/A 05/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25  
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X

4219013/A 05/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated