

**HARRIS****2N6792**

August 1991


**N-Channel Enhancement-Mode
Power MOS Field-Effect Transistor****Features**

- 2A, 400V
- $r_{DS(on)} = 1.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The 2N6792 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6792 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

PackageTO-205AF
BOTTOM VIEW**Terminal Diagram**

N-CHANNEL ENHANCEMENT MODE

**Absolute Maximum Ratings ($T_C = +25^\circ C$) Unless Otherwise Specified**

	2N6792	UNITS
Drain-Source Voltage	V_{DS}	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	V_{DGR}	V
Continuous Drain Current		
$T_C = +25^\circ C$	I_D	A
$T_C = +100^\circ C$	I_D	A
Pulsed Drain Current	I_{DM}	A
Gate-Source Voltage	V_{GS}	V
Continuous Source Current	I_S	A
Pulse Source Current	I_{SM}	A
Maximum Power Dissipation		
$T_C = +25^\circ C$ (See Figure 14)	P_D	W
Above $T_C = +25^\circ C$, Derate Linearly (See Figure 14)	0.16*	W/ $^\circ C$
Inductive Current, Clamped	I_{LM}	A
($L = 100\mu H$)	10	
Operating and Storage Junction Temperature Range	T_J, T_{STG}	$^\circ C$
Maximum Lead Temperature for Soldering	T_L	$^\circ C$
(0.063" (1.6mm) from case for 10s)	-55 to +150*	
	300*	

*JEDEC registered values

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.
Copyright © Harris Corporation 1991

File Number 1901.1

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	400*	—	—	V	$V_{\text{GS}} = 0\text{V}$, $I_D = 0.25\text{ mA}$
$V_{\text{GS(th)}}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 1.0\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{\text{GS}} = 20\text{V}$, $V_{\text{DS}} = 0\text{V}$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{\text{GS}} = -20\text{V}$, $V_{\text{DS}} = 0\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{\text{DS}} = 400\text{V}$, $V_{\text{GS}} = 0\text{V}$
$V_{\text{DS(on)}}$ On-State Voltage a	—	—	1000*	μA	$V_{\text{DS}} = 320\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_C = 125^\circ\text{C}$
$R_{\text{DS(on)}}$ Static Drain-Source On-State Resistance a	—	1.50	1.80*	Ω	$V_{\text{GS}} = 10\text{V}$, $I_D = 2.0\text{A}$, $T_A = 25^\circ\text{C}$
	—	—	4.00*	Ω	$V_{\text{GS}} = 10\text{V}$, $I_D = 1.25\text{A}$, $T_A = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage a	0.6*	—	1.4*	V	$T_C = 25^\circ\text{C}$, $I_S = 2.0\text{A}$, $V_{\text{GS}} = 0\text{V}$
G_{fs} Forward Transconductance a	1.0*	2.0	3.0*	S(Ω)	$V_{\text{DS}} = 5\text{V}$, $I_D = 1.25\text{A}$
C_{iss} Input Capacitance	200*	450	600*	pF	$V_{\text{GS}} = 0\text{V}$, $V_{\text{DS}} = 25\text{V}$, $f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	40*	100	200*	pF	See Fig. 10
C_{trs} Reverse Transfer Capacitance	5.0*	20	40*	pF	
$t_{\text{d(on)}}$ Turn-On Delay Time	—	—	40*	ns	$V_{\text{DD}} \approx 175\text{V}$, $I_D = 1.25\text{A}$, $Z_0 = 500\text{Ω}$
t_r Rise Time	—	—	35*	ns	See Fig. 15
$t_{\text{d(off)}}$ Turn-Off Delay Time	—	—	60*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	35*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{\text{DS}} = 200\text{V}$, $I_D = 100\text{ mA}$, See Fig. 16.
	20	—	—	W	$V_{\text{DS}} = 10\text{V}$, $I_D = 2.0\text{A}$, See Fig. 16.

Thermal Resistance

R_{thJC} Junction-to-Case	—	—	6.25*	°C/W	
R_{thJA} Junction-to-Ambient	—	—	175	°C/W	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	450	ns	$T_J = 150^\circ\text{C}$, $I_F = 2.0\text{A}$, $dI/dt = 100\text{A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	3.1	μC	$T_J = 150^\circ\text{C}$, $I_F = 2.0\text{A}$, $dI/dt = 100\text{A}/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

*JEDEC registered value


a Pulse Test Pulse width $\approx 300\mu\text{s}$. Duty Cycle $\approx 2\%$ 

Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.




Fig. 14 - Power versus temperature derating curve.




Fig. 15 - Switching time test circuit.




Fig. 16 - Safe operating area test circuit.