


# STWA70N60DM2

Datasheet - production data

## N-channel 600 V, 0.037 Ω typ., 66 A MDmesh<sup>™</sup> DM2 Power MOSFET in a TO-247 long leads package

TO-247 long leads

Figure 1: Internal schematic diagram



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID	P <sub>TOT</sub>
STWA70N60DM2	600 V	0.042 Ω	66 A	446 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

## **Applications**

Switching applications

## Description

This high voltage N-channel Power MOSFET is part of the MDmesh<sup>TM</sup> DM2 fast recovery diode series. It offers very low recovery charge ( $Q_{rr}$ ) and time ( $t_{rr}$ ) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STWA70N60DM2	70N60DM2	TO-247 long leads	Tube

This is information on a product in full production.

### Contents

## Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-247 long leads package information	9
5	Revisio	on history	11



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
	Drain current (continuous) at T <sub>case</sub> = 25 °C	66	^
Ι <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	42	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	264	А
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	446	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	v/ns
T <sub>stg</sub>	Storage temperature -55 to 150		°C
Tj	T <sub>j</sub> Operating junction temperature		C

#### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  I\_{SD}  $\leq$  66 A, di/dt=900 A/µs; V\_{DS} peak < V\_(BR)DSS, V\_{DD} = 400 V.

 $^{(3)}V_{DS} \le 480 \text{ V}.$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R <sub>thj-case</sub>	Thermal resistance junction-case	0.28	°C 1.1/	
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	50	°C/W	

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (Pulse width limited by $T_{\text{jmax}})$	10	А
E <sub>AR</sub>	Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR}$ , $V_{DD}$ = 50 V)	1500	mJ



## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	600			V	
		$V_{GS}$ = 0 V, $V_{DS}$ = 600 V			10		
I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 600 V, T <sub>case</sub> = 125 °C			100	μA		
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±25 V			±5	μA	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	3	4	5	V	
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 33 A		0.037	0.042	Ω	

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	5508	-	
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, I <sub>D</sub> = 0 A	-	241	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	2.8	-	
Coss (1) eq.	Equivalent output capacitance	$V_{DS}$ = 0 to 480 V, $V_{GS}$ = 0 V	-	470	-	pF
$R_{G}$	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	2	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 66 A,	-	121	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 15:</i>	-	26	-	nC
$Q_{gd}$	Gate-drain charge	"Gate charge test circuit")	-	61	-	

## Table 6: Dynamic

### Notes:

 $^{(1)}$   $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table	7:	Switching	times
Table	•••	Owncoming	unico

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 33 A	-	32	-	
tr	Rise time	$R_{\rm G} = 4.7 \ \Omega, V_{\rm GS} = 10 \ V$ (see	-	67	-	
t <sub>d(off)</sub>	Turn-off delay time	Figure 14: "Switching times test	-	112	-	ns
t <sub>f</sub>	Fall time	circuit for resistive load" and)	-	10.4	-	



### Electrical characteristics


	Table 8: Source-drain diode							
Symbol Parameter Test conditions Min. Typ. M								
I <sub>SD</sub>	Source-drain current		-		66	А		
I <sub>SDM</sub> <sup>(1)</sup>	SDM <sup>(1)</sup> Source-drain current (pulsed)		-		264	А		
$V_{SD}^{(2)}$	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 66 A	-		1.6	V		
trr	Reverse recovery time	I <sub>SD</sub> = 66 A, di/dt = 100 A/μs,	-	150		ns		
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load	-	0.75		μC		
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	10.5		А		
trr	Reverse recovery time	I <sub>SD</sub> = 66 A, di/dt = 100 A/μs,	-	250		ns		
Qrr	Reverse recovery charge	$V_{DD}$ = 60 V, $T_j$ = 150 °C (see Figure 16: "Test circuit for	-	2.5		μC		
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	20.7		A		


### Notes:


 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  Pulse test: pulse duration = 300 µs, duty cycle 1.5%.














#### **Electrical characteristics**












## 3 Test circuits







## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 4.1 TO-247 long leads package information




Figure 20: TO-247 long leads package outline



### Package information

### STWA70N60DM2

itormation			STWA/UN60DM2
	Table 9: TO-247 long leads	s package mechanical	data
Dim		mm.	
Dim.	Min.	Тур.	Max.
A	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
с	0.59		0.66
D	20.90	21.00	21.10
E	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
Р	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25

DocID027892 Rev 2



## 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
19-May-2015	1	First release.
08-Jul-2015	2	Text and formatting changes throughout document Datasheet promoted from preliminary data to production data In Section <i>Electrical characteristics</i> : - updated Table <i>Dynamic</i> and <i>Source-drain diode</i>



### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

 $\ensuremath{\textcircled{O}}$  2015 STMicroelectronics – All rights reserved



