LV8013T

BI-CMOSIC Forward/Reverse Motor Driver



Overview

LV8013T is a 1ch forward/reverse motor driver IC using D-MOS FET for output stage. As MOS circuit is used, it supports the PWM input. Its features are that the on resistance $(0.3\Omega \text{ typ})$ and current dissipation are low. It also provides protection functions such as heat protection circuit and reduced voltage detection and is optimal for the motors that need high-current.

Functions

- 1ch forward/reverse motor driver
- Possible to respond to 3V control voltage and 6V motor voltage device
- Low power consumption
- Low ON resistance 0.5Ω
- Built-in charge pump circuit Built-in low voltage reset and thermal shutdown circuit
- Four mode function forward/reverse, brake, stop.

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$, SGND = PGND = 0V

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage (For load)	VM max		-0.5 to 16	V
Supply voltage (For control)	V _{CC} max		-0.5 to 6.0	V
Output current	I _O max	DC	1.2	А
	I _O peak1	$t \le 100ms, f = 5Hz$	2.0	А
	I _O peak2	$t \le 10ms, f = 5Hz$	3.8	А
Input voltage	V _{IN} max		-0.5 to V _{CC} +0.5	V
Allowable power dissipation	Pd max	Mounted on a specified board *	800	mW
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

*Specified board: $30mm \times 50mm \times 1.6mm$, glass epoxy board.

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.

Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

LV8013T

Allowable Operating Conditions at $Ta = 25^{\circ}C$, SGND = PGND = 0V

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage (For load)	VM		2.0 to 15.0	V
Supply voltage (For control)	V _{CC}		2.7 to 5.5	V
Input signal voltage	v _{IN}		0 to V _{CC}	V
Input signal frequency	f max	Duty = 50%	200	kHz
Capacitor for charge pump	C1, C2,		0.001 to 0.1	μF
	CVG1, CVG2			

Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{CC} = 5.0V$, VM = 12.0V, SGND = PGND = 0V, unless especially specified.

				Re-		Ratings		
Parameter		Symbol	Conditions	marks	min	typ	max	Unit
Supply current for load at standby 1		IM1	EN = 0V	1			1.0	μA
Supply current for lo standby 2	oad at	IM2	$V_{CC} = 0V$, Each input = $0V$	1			1.0	μΑ
Supply current for c standby	ontrol at	ICO	EN = 0V, IN1 = IN2 = 0V	2	12.5	25	50	μA
Current drain during	g operation 1	IC1	V_{CC} = 3.3V, EN = 3.3V, VG at no load	3		0.6	1.0	mA
Current drain during	g operation 2	IC2	V_{CC} = 5.0V, EN = 5V, VG at no load	3		0.7	1.2	mA
H-level input voltage	e	VIH	$2.7V \le V_{CC} \le 5.5V$		0.6×V _{CC}		VCC	V
L-level input voltage	9	VIL	$2.7V \le V_{CC} \le 5.5V$		0		0.2×V _{CC}	V
H-level input curren (IN1, IN2, TIN)	t	Чн	V _{IN} = 5V	4	12.5	25	50	μA
L-level input current (IN1, IN2, TIN)	t	Ι _{ΙL}	V _{IN} = 0V	4	-1.0			μA
Pull-up resistance (EN)	RUP		4	100	200	400	kΩ
Pull-down resistance (EN)		RDN		4	100	200	400	kΩ
Output ON resistance		RON	Sum of ON resistances at top and bottom	5		0.3	0.5	Ω
Charge pump voltage	ge1	VG1	V _{CC} ×2 - 5.4V CLAMP circuit	6	5.15	5.4	5.65	V
Charge pump voltage	ge2	VG2	VM + VG1 Voltage raising circuit	6	17.1	17.4	17.6	V
Low-voltage detection	on operation	VCS	V _{CC} voltage	7	2.1	2.25	2.4	V
Thermal shutdown of temperature	operation	Tth	Design guarantee	8	150	180	210	°C
Charge pump capao	city 1	VG1LOAD	IG1 = 500μA	9	5.0	5.3		V
Charge pump capao	city 2	VG2LOAD	IG2 = 500μA	9	16.0	16.5		V
IG current dissipatio (Fin = 20kHz)	on	IG		10			350	μA
Charge pump start time		TVG	CVG = 0.1µF	11			1.0	ms
Output Turr	n on time	TPLH		12		0.5	1.0	μs
block Turr	n off time	TPHL		12		0.5	1.0	μs
TOUT Turr	n on time	TON	C = 500pF	12		0.5	20	μs
Turr	n off time	TOFF	C = 500pF	12		0.5	20	μs
TOUT output voltag	le H	ТОН	C = 500pF		VG2-0.1	VG2		V
TOUT output voltag	le L	TOL	C = 500pF			0.05	0.1	V

* Design guarantee : This characteristics is not measured.


Refer to next page for remarks.

Remarks


- 1. It shows current dissipation of VM pin in output OFF state.
- 2. It shows current dissipation of V_{CC} pin in stand-by state.
 - (The standard current depends on EN pin pull-down resistor.)
- 3. It shows current dissipation of V_{CC} pin in state of EN = 5V (stand-by), including current dissipation of VG pin.
- 4. IN1, IN2 and TIN pin are built-in pull-down resistor, EN pin is built-in pull-up resistor.
- 5. It shows sum of upper and lower saturation voltages of OUT pin.
- 6. It controls charge-pump oscillation and makes specified voltage.
- 7. When low voltage is detected, the lower output is turned OFF.
- 8. When thermal protection circuit is activated, the lower output is turned OFF. When the heat temperature is fallen, it is turned ON again.
- 9. IG (VG pin load current) = 500μ A
- 10. It shows VG pin current dissipation in state of PWM input for IN pin.
- 11. It specifies start-up time from 10% to 90% when VG is in non-load state (when setting the capacitor between VG and GND to 0.1μ F and V_{CC} is 5V).
- 12. It specifies 10% to 90% for start-up and 90% to 10% for shut-down.

Package Dimensions


unit : mm (typ) 3260A



Pin Assignment



Block Diagram



Truth Table

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	EN	IN1	IN2	TIN	OUT1	OUT2	TOUT	Charge Pump	Mode
L H - L H - Reverse L L - Z - Standby - - L - - L Standby - - L - - L Tr-OFF - - H - - H Tr-ON L - - L L OFF Standby		н	Н	-	L	L	-		Brake
H L L - Z Z - ON Standby - - L - Z - L Tr-OFF - - H - - H Tr-OF Tr-ON L - - L L OFF Standby		н	L	-	Н	L	-		Forward
L L - Z Z - Standby - - L - - L Tr-OFF - - H - - H Tr-ON L - - L L OFF Standby	Ц	L	Н	-	L	Н	-		Reverse
- H - H Tr-ON L - - L L OFF Standby	п	L	L	-	Z	Z	-	ON	Standby
L L L L OFF Standby		-	-	L	-	-	L		Tr-OFF
		-	-	н	-	-	н		Tr-ON
- : Don't care, Z : High-Imp	L	-	-	-	L	L	L	OFF	Standby
								- : Don't	care, Z : High-Impedanc

• Current drain becomes zero in the standby mode. (Leak current from EN pin is excluded)

• The output side becomes OFF, with motor drive stopped, during voltage reduction and thermal protection.

Also, the charge of VG2 is discharged with an internal circuit at decreasing voltage.


Pin No. Pin name Function Equivalent circuit C1L 6 Voltage raising capacitor connection pin. ۷сс C1L(5 C1H Voltage raising capacitor connection pin.) VG1 C1H(\$ IN1 · Driver output changeover. 8 Vcc 9 IN2 TIN · TOUT output control pin. 11 本 (Built-in pull-down resistor) ≩200kΩ ₩

Pin Function

Continued on next page.

	from preceding		
Pin No.	Pin name	Function	Equivalent circuit
10	EN	Logic enable pin. (Built-in pull-up resistor)	V _{CC}
14 15 21 22 18 19	OUT1 OUT2 OUT2 PGND PGND	Driver output pin.	OUT1 OUT2
12	TOUT	Voltage raising output pin.	VG2
13 23	VM VM	Motor power supply. (both terminals to be connected)	
7	V _{CC}	Logic power supply.	
4	VG1	Voltage raising circuit 1. $V_{CC} \times 2$ Clamped to 5.4V	C1H ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
24 2 3	VG2 C2H C2L	 Voltage raising circuit 2. VM + VG1 Voltage raising capacitor connection pin. VG2 is discharged in abnormal. 	VM VG2 C2H 0.01µF C2L VG2 0.1µF 0.1µF 777
1	SGND	Logic GND	
18 19	PGND PGND	Driver GND (both terminals to be connected)	

Application Circuit Example



*1 : Connect a kickback absorption capacitor directly near IC. Coil kick-back may cause rise of the voltage of VM line, and the voltage exceeding the maximum rating may be applied momentarily, resulting in deterioration or damage of IC.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/A