National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.



LM49250 Boomer® Audio Power Amplifier Series

Enhanced Emissions Suppression Stereo Class D Audio Sub-System with Ground Referenced Headphone Amplifier and Mono Earpiece

General Description

The LM49250 is a fully integrated audio subsystem designed for stereo cell phone applications. The LM49250 combines a 2.4W/Ch stereo class D speaker amplifiers with a 45mW/Ch stereo ground referenced headphone amplifier, a class AB earpiece amplifier, National 3D enhancement, volume control, and an input mixer into a single device. The filterless class D amplifiers deliver 1.2W/Ch into an 8 Ω load with <1% THD +N from a 5V supply.

The LM49250 features a new circuit technology that utilizes a charge pump to generate a negative supply voltage. This allows the headphone outputs to be biased about ground, thereby eliminating the output-coupling capacitors.

For improved noise immunity, the LM49250 features fully differential left, right and mono inputs. The three inputs can be mixed/multiplexed to any output combination of the loudspeaker, headphone or earpiece amplifiers. The left and right differential inputs can be used as separate single-ended inputs, mixing multiple stereo audio sources. The mixer, volume control, and device mode select are controlled through an I²C compatible interface.

Output short circuit and thermal overload protection prevent the device from being damaged during fault conditions. Superior click and pop suppression eliminates audible transients on power-up/down and during shutdown.

Key Specifications

Power Output at V _{DD} = 5V	
Speaker: $R_L = 4\Omega$, THD+N $\leq 1\%$ $R_1 = 4\Omega$, THD+N $\leq 10\%$	1.97W/Ch
$R_L = 8\Omega$, THD+N $\leq 1\%$	2.4W/Ch 1.2W/Ch
Headphone: $R_L = 16\Omega$, THD+N $\leq 1\%$ $R_L = 32\Omega$, THD+N $\leq 1\%$	41mW/Ch 45mW/Ch
Earpiece: $R_L = 16\Omega$, THD+N $\leq 1\%$ $R_L = 32\Omega$, THD+N $\leq 1\%$	170mW 90mW
Shutdown Current	0.1µA
Efficiency at 5V, 1W into 8Ω	87%

Efficiency at 3.6V, 500mW into 8Ω

Features

- Output Short Circuit Protection
- Thermal Overload Protection
- Stereo filterless Class D operation
- Spread spectrum modulation
- Ground referenced Headphone Drivers
- I²C Control Interface
- 32-step input volume control
- Output volume control
- Minimum external components
- Click and Pop suppression
- Micro-power shutdown
- Available in space-saving 36–bump µSMD package
- Single supply operation
- RF suppression


Applications

- Mobile phones
- Portable Navigation Devices
- Portable Media Players


85%

Boomer® is a registered trademark of National Semiconductor Corporation.

Typical Application




Connection Diagrams



Top View Order Number LM49250RL See NS Package Number RLA36CCA

Package View



Top View Order Number LM49250RL See NS Package Number RLA36CCA

RL Package Marking



Top View XY - 2 Digit date code TT - Lot traceability G - Boomer family J1 - LM49250RL

TABLE 1. Bump Description

BUMP	NAME	DESCRIPTION
A1	LLS-	Negative left differential loudspeaker output
A2	GND	Ground
A3	V _{DD(CP)}	Charge pump supply voltage
A4	V _{SS(CP)}	Negative supply voltage (charge pump output)
A5	CCP+	Charge pump flying capacitor positive terminal
A6	GND(CP)	Charge pump ground
B1	LLS+	Positive left differential loudspeaker output
B2	ADR	I ² C address select
B3	L3D2	Left 3D input
B4	L3D1	Left 3D output
B5	CCP-	Charge pump flying capacitor negative terminal
B6	HPR	Right ground referenced headphone output
C1	GND(LS)	Loudspeaker ground
C2	I ² C_V _{DD}	I ² C supply voltage
C3	R3D2	Right 3D input
C4	R3D1	Right 3D output
C5	V _{O(LDO)}	LDO output voltage
C6	HPL	Left ground referenced headphone output
D1	V _{DD(LS)}	Loudspeaker supply voltage
D2	SCL	I ² C clock
D3	GND(HP)	Headphone ground
D4	MIN-	Negative mono audio input
D5	MIN+	Positive mono audio input
D6	LIN-	Negative left audio input
E1	RLS+	Positive right differential loudspeaker output
E2	SDA	I ² C data
E3	RESET	I ² C reset
E4	EP-	Negative differential earpiece output
E5	RIN+	Positive right audio input
E6	LIN+	Positive left audio input
F1	RLS-	Negative right differential loudspeaker output
F2	GND	Ground
F3	V _{DD}	Power supply voltage
F4	EP+	Positive differential earpiece output
F5	RIN-	Negative right audio input
F6	BYPASS	Amplifier bypass

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 1)	6.0V
Storage Temperature	–65°C to +150°C
Input Voltage	–0.3V to V _{DD} +0.3V
Power Dissipation (Note 3)	Internally Limited
ESD Rating (Note 4)	2000V
ESD Rating (Note 5)	200V
Junction Temperature	150°C

Thermal Resistance θ_{JA} (RLA36CCA))

Operating Ratings

Temperature Range

$T_{MIN} \le T_A \le T_{MAX}$
Supply Voltage
$(V_{DD}, V_{DD(LS)}, V_{DD(CP)})$
I ² C Voltage (I ² CV _{DD})

 $-40^{\circ}C \le T_A \le +85^{\circ}C$ $2.7V \le V_{DD} \le 5.5V$

$$\begin{split} 1.7V &\leq I^2 CV_{DD} \leq 5.5V \\ V_{DD} &= V_{DD(CP)} = V_{DD(LS)} \\ I^2 CV_{DD} \leq V_{DD} \end{split}$$

Electrical Characteristics (Notes 1, 2) The following specifications apply for $V_{DD} = V_{DD(LS)} = V_{DD(CP)} = 3.6V$, all selectable gains = 0dB, $R_{L(LS)} = 8\Omega$ (Note 8), $R_{L(HP)} = 32\Omega$, $R_{L(EP)} = 32\Omega$, f = 1kHz and the conditions shown in the "Typical Application Circuit" unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

Symbol			LM4	9250				
	Parameter	Conditions	Typical	Limit	Units			
			(Note 6)	(Note 7)	(Limits)			
		V _{DD} = 3.0V, No Load, Spread Spec	ctrum on	ž				
		Loudspeaker (LS) Mode			mA			
		Stereo	5.6		mA mA			
		Mono	3.9					
		Headphone (HP) Mode			mA			
		Stereo	5.5		mA mA			
		Mono	4.0					
		Earpiece (EP) Mode	2.5		mA			
		Stereo LS + Stereo HP Mode	9.0		mA			
		$V_{DD} = 3.6V$, No Load, Spread Spec	ctrum on					
		Loudspeaker (LS) Mode						
		Stereo	6.1	8.0	mA (max			
		Mono	4.1		mA			
I _{DD}	Supply Current	Headphone (HP) Mode						
		Stereo	5.6	7.5	mA (max			
		Mono	4.1		mA			
		Earpiece (EP) Mode	2.6	3.4	mA (max			
		Stereo LS + Stereo HP Mode	9.4	12.5	mA (max			
		V _{DD} = 5.0V, No Load, Spread Spectrum on						
		Loudspeaker (LS) Mode						
		Stereo	7.1	8.8	mA (max			
		Mono	4.8		mA			
		Headphone (HP) Mode						
		Stereo	6.0	7.7	mA (max			
		Mono	4.4		mA			
		Earpiece (EP) Mode	3.0	3.9	mA (max			
		Stereo LS + HP Mode	10.5	13.8	mA (max			
I _{SD}	Shutdown Supply Current		0.1	2	μA (max)			
		Differential inputs						
v	Output Offset Voltage	Headphone (output mode 2)	3.8	5.0	mV (max			
V _{OS}		Speaker (output mode 2)	10	45	mV (max			
		Earpiece (output mode 1)	1.5	6.0	mV (max			

			LM4	9250	Units
Symbol	Parameter	Conditions	Typical	(Limits)	
			(Note 6)	(Note 7)	(Emito)
		$V_{DD} = 3.0V, f = 1kHz$			
		Loudspeaker Mode (stereo)			
		R_L = 4 Ω , THD+N = 10%	800		mW
		$R_L = 4\Omega$, THD+N = 1%	650		mW
		$R_L = 8\Omega$, THD+N = 10%	515		mW
D		$R_L = 8\Omega$, THD+N = 1%	420		mW
P _{OUT}	Output Power	Headphone Mode (stereo)			
		$R_L = 16\Omega$, THD+N = 1%	32		mW
		R_{L}^{-} = 32Ω, THD+N = 1%	33		mW
		Earpiece Mode (mono)			
		$R_{L} = 16\Omega$, THD+N = 1%	35		mW
		R _L = 32Ω, THD+N = 1%	35		mW
		V _{DD} = 3.6V, f = 1kHz			
		Loudspeaker Mode (stereo)			
		$R_{\rm L}$ = 4 Ω , THD+N = 10%			
		$R_{L} = 4\Omega$, THD+N = 1%	1210		mW
		$R_{L} = 8\Omega$, THD+N = 10%	985 775		mW mW
		$R_{L} = 8\Omega$, THD+N = 1%	625	540	mW (min)
P _{OUT}	Output Power	Headphone Mode (stereo)	023	540	
		$R_{L} = 16\Omega$, THD+N = 1%	41		
		$R_{L} = 32\Omega$, THD+N = 1%	41	38	mW mW (min)
		Earpiece Mode (mono), 0dB	45		
		$R_1 = 16\Omega$, THD+N = 1%	70		
		$R_{L} = 32\Omega$, THD+N = 1%	70 50	45	mW mW (min)
		$V_{DD} = 5.0V, f = 1kHz$	50	45	11100 (11111)
		Loudspeaker Mode (stereo)			
		$R_{L} = 4\Omega, THD+N = 10\%$ $R_{L} = 4\Omega, THD+N = 1\%$	2.43		W
		_	1.97		W
		$R_L = 8\Omega$, THD+N = 10%	1.54		W
P _{OUT}	Output Power	$R_L = 8\Omega$, THD+N = 1%	1.23		W
		Headphone Mode (stereo), 0dB			
		$R_{L} = 16\Omega$, THD+N = 1%	41		mW
		$R_L = 32\Omega$, THD+N = 1%	45		mW
		Earpiece Mode (mono)			
		$R_{L} = 16\Omega$, THD+N = 1%	170		mW
		$R_L = 32\Omega$, THD+N = 1%	90		mW
		HP Mode (output mode 2)			
		$R_L = 16\Omega, P_{OUT} = 20mW$	0.015		%
		$R_L = 32\Omega, P_{OUT} = 20mW$	0.01		%
		LS Mode (output mode 2)			
THD+N	Total Harmonic Distortion + Noise	$R_L = 4\Omega$, $P_{OUT} = 600$ mW/Ch	0.03		%
		$R_L = 8\Omega, P_{OUT} = 300 \text{mW/Ch}$	0.02		%
		Earpiece Mode (output mode 1) Differential Input			
		$R_L = 16\Omega, P_{OUT} = 50mW$	0.05		%
		$R_L = 32\Omega$, $P_{OUT} = 30mW$	0.03		%

			LM4	9250	Units				
Symbol	Parameter	Conditions	Typical	(Limits)					
			(Note 6)	(Note 7)					
		Differential Inputs, A-weighted, A _V = 0dB							
		Headphone, $A_V = 0 dB$							
		HP Mode 2	11		μV				
		HP Mode 7	18		μV				
e	Noise	Earpiece, $A_V = 6 dB$							
e _N		EP Mode 1	12		μV				
		EP Mode 3	14		μV				
		Loudspeaker, $A_V = 0 dB$							
		LS Mode 2	45		μV				
		LS Mode 7	50		μV				
η	Efficiency	LS Mode, $P_{OUT} = 500$ mW, $V_{DD} =$	85		%				
1		3.6V			,				
		LS Mode, $f = 1 \text{ kHz}$, $R_L = 8\Omega$, $V_{IN} = 1$	V _{P-P}						
		Differential Input Mode	106		dB				
Vialle	Oregestells	Single-Ended Input Mode	100		dB				
Xtalk	Crosstalk	HP Mode, f = 1kHz, R_L = 32 Ω , V_{IN} =	1V _{P-P}						
		Differential Input Mode	94		dB				
		Single-Ended Input Mode	91		dB				
		T_ON = 0	35		ms				
T _{ON}	Turn on Time	T_ON = 1	20		ms				
Z _{IN}		Maximum Gain	17	±3.4	kΩ (max)				
	Input Impedance	Minimum Gain	200	±40	kΩ (max)				
		V _{IN} = 1V _{P-P}		l	(
		LS Mode	-94		dB				
Mute	Mute Attenuation	HP Mode	-109		dB				
		Earpiece Mode	-109		dB				
		Differential Inputs, $V_{IN} = 500 \text{mV}_{PP}$, f	-109		uD				
		= 217Hz,							
CMRR	Common Mode Rejection Ratio	LS Mode (output mode 2)	57		dB				
		HP Mode (output mode 2)	65		dB				
		EP Mode (output mode 1)	65		dB				
		Differential Inputs, V _{RIPPLE} = 200mV _P	-P						
		HP (output mode 1, 2, 3)							
		f = 217Hz	95		dB				
		f = 1kHz	92		dB				
		EP (output mode 1)	-	I					
PSRR	Power Supply Rejection Ratio	f = 217Hz	96		dB				
		f = 1 kHz	94		dB				
		LS (output mode 1, 2)	54						
		f = 217Hz	70		dB				
		f = 1 kHz	70		dB				
		Differential Inputs, V _{RIPPLE} = 200mV _P	P-P						
		EP Mode = 3							
		f = 217Hz	92		dB				
PSRR	Power Supply Rejection Ratio	f = 1kHz	89		dB				
		LS Mode = 3		1					
		f = 217Hz	70		dB				
		f = 1kHz	70		dB				

			LM4				
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)		
			(Note 6)	(Note 7)	(Linits)		
		Single-Ended Inputs, V _{RIPPLE} =	200mV _{P-P}				
		HP (output mode 2, 3)					
		f = 217Hz	84		dB		
		f = 1kHz	81		dB		
PSRR	Power Supply Rejection Ratio	LS (output mode 2)					
ronn		f = 217Hz	69.1		dB		
		f = 1kHz	68.1		dB		
		EP (output mode 2)					
		f = 217Hz	78		dB		
		f = 1kHz	76		dB		

Control Interface Electrical Characteristics (Notes 1, 2) The following specifications apply for 2.7V $\leq V_{DD} \leq 5.5V$, and $1.7V \leq I^2 C V_{DD} \leq 2.2V$, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

	Parameter		LM4	9250	
Symbol		Conditions	Typical	Limit	Units (Limits)
			(Note 6)	(Note 7)	(Liints)
t ₁	SCL Period			2.5	µs (min)
t ₂	SDA Set-up Time			250	ns (min)
t ₃	SDA Stable Time			0	ns (min)
t ₄	Start Condition Time			250	ns (min)
t ₅	Stop Condition Time			250	ns (min)
t ₆	SDA Hold time			250	ns (min)
V _{IH}	Digital Input High Voltage			0.7*I ² CV _{DD}	V (min)
V _{IL}	Digital Input Low Voltage			0.3*I ² CV _{DD}	V (max)
RESET	Reset Input High Voltage			1.6	V (min)
RESET	Reset Input Low Voltage			0.6	V (max)

The following specifications apply for 2.7V $\leq V_{DD} \leq 5.5V$, and 2.2V $\leq I^2CV_{DD} \leq 5.5V$, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

	Parameter		LM4		
Symbol		Conditions	Typical	Limit	Units (Limits)
			(Note 6)	(Note 7)	(Emits)
t ₁	SCL Period			2.5	µs (min)
t ₂	SDA Set-up Time			100	ns (min)
t ₃	SDA Stable Time			0	ns (min)
4	Start Condition Time			100	ns (min)
t ₅	Stop Condition Time			100	ns (min)
t ₆	SDA Hold Time			100	ns (min)
V _{IH}	Digital Input High Voltage			0.7*I ² CV _{DD}	V (min)
V _{IL}	Digital Input Low Voltage			0.3*I ² CV _{DD}	V (max)
RESET _{IH}	Reset Input High Voltage			1.6	V (min)
RESET	Reset Input Low Voltage			0.6	V (max)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified

Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in Absolute Maximum Ratings, whichever is lower.

Note 4: Human body model, applicable std. JESD22-A114C.


Note 5: Machine model, applicable std. JESD22-A115-A.

Note 6: Typical values represent most likely parametric norms at $T_A = +25^{\circ}$ C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 7: Datasheet min/max specification limits are guaranteed by test or statistical analysis.

Note 8: R_{L} is a resistive load in series with two inductors to simulate an actual speaker load. For $R_{L} = 8\Omega$, the load is $15\mu H + 8\Omega$, $+15\mu H$. For $R_{L} = 4\Omega$, the load is $15\mu H + 4\Omega + 15\mu H$.

Typical Performance Characteristics



THD+N vs Frequency Differential Input, Speaker Mode 2

 $V_{DD} = 5V, P_{OUT} = 750 \text{mW/Ch}, R_L = 8\Omega$

1111

1k

FREQUENCY (Hz)

THD+N vs Frequency

Single-ended Input, Speaker Mode 2

 V_{DD} = 5V, P_{OUT} = 1.3W/Ch, R_L = 4 Ω

FREQUENCY (Hz)

Ш

10k 20k

30016618

100

10

0.1

0.01

0.001 L 20

100

10

1

0.1


0.01

0.001 L 20


THD+N (%)


THD+N (%)


100



30016617









FREQUENCY (Hz)


300166m3





100 10k 20k 1k


300166m2
















10m


300166n6


100m


OUTPUT POWER/CHANNEL (W)















Power Dissipation vs Output Power Headphone Mode 2, V_{DD} = 3.6V R_L = 16 Ω , f = 1kHz


















www.national.com





Application Information

I²C COMPATIBLE INTERFACE

The LM49250 is controlled through an I²C compatible serial interface that consists of two wires; clock (SCL) and data (SDA). The clock line is uni-directional. The data line is bidirectional (open-collector) although the LM49250 does not write to the I²C bus. The maximum clock frequency specified by the I²C standard is 400kHz.

To avoid an address conflict with another device on the $l^{2}C$ bus, the LM49250 address is determined by the ADR pin, the state of ADR determines address bit A1 (Table 2). When ADR = 0, the address is 1111 1000. When ADR = 1 the device address is 1111 1010.

ADR	A7	A6	A5	A4	A3	A2	A1	A0
Х	1	1	1	1	1	0	Х	0
0	1	1	1	1	1	0	0	0
1	1	1	1	1	1	0	1	0


TABLE 2. Device Address

BUS FORMAT


The I²C bus format is shown in Figure 2. The "start" signal is generated by lowering the data signal while the clock is high. The start signal alerts all devices on the bus that a device address is being written to the bus.

The 8-bit device address is written to the bus next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock is high. After the last address bit is sent, the master device releases the data line, during which time, an acknowledge clock pulse is generated. If the LM49250 receives the address correctly, then the LM49250 pulls the data line low, generating an acknowledge bit (ACK).

Once the master device has registered the ACK bit, the 8-bit register address/data word is sent. Each data bit should be stable while the clock level is high. After the 8-bit word is sent, the LM49250 sends another ACK bit. Following the acknowledgement of the data word, the master device issues a "stop" bit, allowing SDA to go high while the clock signal is high.







300166q3

FIGURE 3. I²C Timing Diagram

I²C RESET PIN

When the I²C RESET pin is pulled low, the device will go into shutdown and the PWR_ON bit (see Table 3) in the shutdown control register will reset. The device will remain in shutdown

until an I²C command brings the device out of shutdown (see timing diagram in Figure 4). This pin can be connected to I²CV_{DD} pin to prevent undefined and unwanted state changes that may occur when the I²C supply voltage is cycled.




FIGURE 4. I²C Reset Timing Diagram

	REGI STER (#)	REGISTER NAME	D7	D6	D5	D4	D3	D2	D1	D0	
C00	0	Shutdown Control	0	0	0	0	0	0	0	PWR_ON	
C01	0.1	Stereo Input Mode Control	0	0	0	0	1	MUTE	L1_INSEL	L2_INSEL	
C02	0.2	3D Control	0	0	0	1	0	3DN ¹	3DLS	3DHP	
C03	0.3	3D Gain Control	0	0	0	1	1	0	3D_GAIN1	3D_GAIN0	
C10	1	LDO Control	0	0	1	0	0	0	LDOH	T_ON	
C11	1	Headphone Gain Control	0	0	1	0	1	HPG2	HPG1	HPG0	
C12		Speaker Output Stage Gain Control	0	0	1	1	0	SS ²	LSRG	LSLG	
C13	1	Earpiece MUX/ Gain COntrol	0	0	1	1	1	EP_GAIN	EP_MSEL	EP_SSEL	
C2X	2	Speaker (LS) Output MUX Control	0	1	0	LS_XSEL	LSR_MSEL	LSR_SSEL	LSL_MSEL	LSL_SSEL	
C3X	3	Headphone (HP) Output MUX Control	0	1	1	HP_XSEL	HP_MSEL	HPR_SSEL	HPL_MSEL	HP_LSSEL	
C4X	4	Output On/Off Control	1	0	0	EP_ON	HPR_ON	HPL_ON	LRS_ON	LSL_ON	
C5X	5	Mono Input Gain Control	1	0	1	MG4	MG3	MG2	MG1	MG0	
C6X	6	Left Input Gain Control	1	1	0	LG4	LG3	LG2	LG1	LG0	
C7X	7	Right Input Gain Control	1	1	1	RG4	RG3	RG2	RG1	RG0	

TABLE 3. I²C Control Registers

1. 3DN = 0 provides a "wider" aural effect or 3DN = 1 a "narrower" aural effect.

2. SS controls the Spread Spectrum function ON (SS = 1) or OFF (SS = 0).

GENERAL AMPLIFIER FUNCTION

Class D Amplifier

The LM49250 features a high-efficiency, filterless, Class D stereo amplifier. The LM49250 Class D amplifiers feature a filterless modulation scheme. When there is no input signal applied, the outputs switch between V_{DD} and GND at a 50% duty cycle, with both outputs on, each channel in phase. Because the outputs of the LM49250 are differential and in phase, the result is zero net voltage across the speaker and no load current during the ideal state, thus conserving power. The switching frequency of each output is 300 kHz.

When an input signal is applied, the duty cycle (pulse width) changes. For increasing output voltages, the duty cycle of one output increases while the duty cycle of the other output decreases. For decreasing output voltages, the converse occurs. The difference between the two pulse widths yields the differential output voltage across the load.

Spread Spectrum

The LM49250 features a filterless spread spectrum modulation scheme. The switching frequency varies by $\pm 30\%$ about a 300kHz center frequency, reducing the wideband spectral content, reducing EMI emissions radiated by the speaker and associated cables and traces. Where a fixed frequency class D exhibits large amounts of spectral energy at multiples of the switching frequency, the spread spectrum architecture of the LM49250 spreads that energy over a larger bandwidth. The cycle-to-cycle variation of the switching period does not affect the audio reproduction, efficiency, or PSRR. In the Speaker Output Stage Gain control register, set SS = 1 to turn on the Spread Spectrum function.

Enhanced Emissions Suppression System (E²S)

The LM49250 features National's patent-pending E^2S system that reduces EMI, while maintaining high quality audio reproduction and efficiency. The LM49250 features advanced


Edge Rate Control (ERC) that greatly reduces the high frequency components of the output square waves by controlling the output rise and fall times, slowing the transitions to reduce RF emissions, while maximizing THD+N and efficiency performance. The overall result of the E²S system is a filterless Class D amplifier that passes FCC Class B radiated emissions standards with 20 inches (50.8cm) of twisted pair cable, with excellent 0.02% THD+N and high 87% efficiency.

Differential Audio Amplifier Configuration

As logic supply voltages continue to shrink, system designers increasingly turn to differential signal handling to preserve signal to noise ratio with decreasing voltage swing. The LM49250 can be configured as a fully differential amplifier, amplifying the difference between the two inputs. The advantage of the differential architecture is any signal component that is common to both inputs is rejected, improving commonmode rejection (CMRR) and increasing the SNR of the amplifier by 6dB over a single-ended architecture. The improved CMRR and SNR of a differential amplifier reduce sensitivity to ground offset related noise injection, especially important in noisy applications such as cellular phones. Set bits L1_IN-SEL and L2_INSEL = 0 for differential input mode. The left and right stereo inputs have selectable differential or singleended input modes, while the mono input is always differential.

Single-Ended Input Configuration

The left and right stereo inputs of the LM49250 can be configured for single-ended sources (Figure 5). In single-ended input mode, the LM49250 can accept up to 4 different singleended audio sources. Set bits L1_INSEL = 1 and L2_INSEL = 0 to use the R1 and L1inputs. Set L1_INSEL = 0 and L2_INSEL = 1 to use the R2 and L2 inputs. Set L1_INSEL = L2_INSEL = 1 to use both input pairs. Table 4 shows the available input combinations.



30016611

LM49250



TABLE 4. Stereo Input Modes

Input Mode	L1_INSEL	L2_INSEL	Input Description
0	0	0	Fully Differential Input Mode
1	0	1	Single-ended input. R2 and L2 selected
2	1	0	Single-ended input. R1 and L1 selected
3	1	1	Single-ended input. R1 mixed with R2 and L1 mixed with L2

Ground Reference Headphone Amplifier

The LM49250 features a low noise inverting charge pump that generates an internal negative supply voltage. This allows the headphone outputs to be biased about GND instead of a nominal DC voltage, like traditional headphone amplifiers. Because there is no DC component, the large DC blocking capacitors (typically 220µF) are not necessary. The coupling capacitors are replaced by two, small ceramic charge pump capacitors, saving board space and cost. Eliminating the output coupling capacitors also improves low frequency response. In traditional headphone amplifiers, the headphone impedance and the output capacitor form a high pass filter that not only blocks the DC component of the output, but also attenuates low frequencies, impacting the bass response. Because the LM49250 does not require the output coupling capacitors, the low frequency response of the device is not degraded by external components. In addition to eliminating the output coupling capacitors, the ground referenced output nearly doubles the available dynamic range of the LM49250 headphone amplifiers when compared to a traditional headphone amplifier operating from the same supply voltage.

Charge Pump Capacitor Selection

For optimal performance, low (<100m Ω) ESR (equivalent series resistance) ceramic capacitors with X7R dielectric are recommended. Low ESR capacitors keep the charge pump output impedance to a minimum, extending the headroom on the negative supply. Higher ESR capacitors result in a reduction of output power from the audio amplifiers. Charge pump load regulation and output impedance are affected by the value of the flying capacitor (C_C). A larger valued C_C (up to 3.3µF) improves load regulation and minimizes charge pump output resistance. The switch-on resistance dominates the output impedance for capacitor values above 2.2µF.

The output ripple is affected by the value and ESR of the output capacitor (C_{SS}). Larger capacitors reduce output ripple on

the negative power supply. Lower ESR capacitors minimize the output ripple and reduce the output impedance of the charge pump.

The LM49250 charge pump design is optimized for 2.2 μ F, low ESR ceramic capacitors for both C_C and C_{SS} (See Figure 1).

Input Mixer / Multiplexer

The LM49250 includes a comprehensive mixer/multiplexer controlled through the I²C interface. The mixer/multiplexer allows any input combination to appear on any output of the LM49250. Control bits LSR_SSEL and LSL_SSEL (loudspeakers), and HPR SSEL and HPL SSEL (headphones) select the individual stereo input channels. For example, LSR SSEL = 1 outputs the right channel stereo input on the right channel loudspeaker, while LSL_SSEL = 1 outputs the left channel stereo input on the left channel loudspeaker. Control bits LSR_MSEL and LSL_MSEL (loudspeaker), and HPR_MSEL and HPR_LSEL (headphones) direct the mono input to the selected output. Control bits LS XSEL (loudspeaker) and HP XSEL (headphone) selects both stereo input channels and directs the signals to the opposite outputs. For example, LS_XSEL = 1 outputs the right channel stereo input on the left channel loudspeaker, while the left channel stereo input is output on the right channel loudspeaker. Setting __XSEL selects both stereo inputs simultaneously, unlike the ____SSEL controls which select the stereo input channels individually.

Multiple input paths can be selected simultaneously. Under these conditions, the selected inputs are mixed together and output on the selected channel. Tables 5 and 6 show how the input signals are mixed together for each possible input selection combination.

LS MODE	LS_XSEL	LSR_SSEL/ LSL_SSEL	LSR_MSEL/ LSL_MSEL	LEFT CHANNEL OUTPUT	RIGHT CHANNEL OUTPUT
0	0	0	0	Mute	Mute
1	0	0	1	М	М
2	0	1	0	Ľ	R'
3	0	1	1	M + L'	M + R'
4	1	0	0	R'	Ľ
5	1	0	1	M + R'	M + L'
6	1	1	0	L' + R'	L' + R'
7	1	1	1	M + L' + R'	M + L' + R'

TABLE 5. Loudspeaker Multiplexer Control

TABLE 6. Headphone Multiplexer Control

HPMODE	HP_XSEL	HPR_SSEL/ HPL_SSEL	HPR_MSEL/ HPL_MSEL	LEFT CHANNEL OUTPUT	RIGHT CHANNEL OUTPUT
0	0	0	0	Mute	Mute
1	0	0	1	М	Μ
2	0	1	0	Ľ	R'
3	0	1	1	M + L'	M + R'
4	1	0	0	R'	Ľ
5	1	0	1	M + R'	M + L'
6	1	1	0	L' + R'	L' + R'
7	1	1	1	M + L' + R'	M + L' + R'

TABLE 7. Earpiece Multiplexer Control

EP MODE	EP_SSEL	EP_MSEL	MONO EARPIECE OUTPUT
0	0	0	Mute
1	0	1	Mono
2	1	0	L' + R'
3	1	1	M + L' + R'

M – Mono Input

L' – L / L1 / L2 / L1mixL2

R' – R / R1 / R2 / R1mixR2

L – Left Differential Input

L1 – Left Single-ended Input 1

L2 – Left Single-ended Input 2

R – Right Differential Input

R1 – Right Single-ended Input 1 R2 – Right Single-ended Input 2

LDO General Information

The LM49250 has different supplies for each portion of the device, allowing for the optimum combination of headroom, power dissipation and noise immunity. The speaker amplifiers are powered from $V_{DD(I,S)}$. The ground reference headphone

amplifiers are powered from the internal LDO. The separate power supplies allow the speakers to operate from a higher voltage for maximum headroom, while the headphone operate from a lower voltage, improving power dissipation.

TABLE 8. LDO Disabling Options

LDOH	HPR_ON/HPL_ON	PWR_ON	V _{O(LDO)} (V)
0	0	Х	0
0	1	1	2.25
0	1	0	0
1	Х	0	V _{DD}
1	Х	1	2.25

Shutdown Function

The LM49250 features six shutdown modes, configured through the I²C interface. Bit D0 (PWR_ON) in the Shutdown Control register controls the shutdown function of the entire device. Set PWR_ON = 1 to enable the LM49250, set PWR_ON = 0 to disable the device. Bits D0 – D4 in the Output On/Off Control register controls the shutdown function of the individual output channels. EP_ON (D4) controls the earpiece output, HPR_ON (D3) controls the right channel headphone output, LSR_ON (D1) controls the right channel loudspeaker output, The PWR_ON (D0) controls the left channel loudspeaker output. The PWR_ON (D0) bit takes precedence over the individual channel controls.

National 3D Enhancement

The LM49250 features a stereo headphone, 3D audio enhancement effect that widens the perceived soundstage from a stereo audio signal. The 3D audio enhancement creates a

perceived spatial effect optimized for stereo headphone listening. The 3D function can be controlled from the 3D control register. Set 3DLS = 0 to disable the loudspeaker 3D; set 3DLS = 1 to enabel the loudspeaker 3D. Similarly, to enable the headphone, set 3DHP = 1 and to disable, set 3DHP = 0. The LM49250 can be programmed for a "narrow" (3DN = 1) or "wide"(3DN = 0) soundstage perception. The narrow soundstage has a more focused approaching sound direction, while the wide soundstage has a spatial, theater-like effect. Within each of these two modes, four discrete levels of 3D effect that can be programmed: low, medium, high, and maximum (Table 9). The difference between each level is 3dB with an ever increasing aural effect with increased level.

The external capacitors, shown in Figure 5, are required to enable the 3D effect. The value of the capacitors set the cutoff frequency of the 3D effect, as shown by Equations 1 and 2. Note that the internal $40k\Omega$ resistor is nominal.

TABLE 9. Programmable National 3D Audio

3D Mixing Level	3D-GAIN1	3D_GAIN0
Low	0	0
Medium	0	1
High	1	0
Maximum	1	1

TABLE 10. 3D Audio Control 3D Function 3DHP / 3DLS HP/LS 3D ON 1 HP/LS 3D OF 0 40 kΩ (internal resistor) LM49250 3DF 300166k6 FIGURE 6. External RC Network with Optional R_{3DL} and R_{3DR} Optional resistors $\rm R_{3DL}$ and $\rm R_{3DR}$ can also be added (Figure 6) to affect the -3dB frequency and 3D magnitude. $f_{3DL}(-3dB) = 1 / (2\pi \times 40k\Omega \times C_{3DL})$ (Hz) (1) $f_{3DR}(-3dB) = 1 / (2\pi \ x \ 40k\Omega \ x \ C_{3DR}) \quad (Hz)$ (2) 40 kΩ (internal resistor) LM49250 C_{3DL} $\mathsf{R}_{3\mathsf{DL}}$ R_{3DR} 300166k5 FIGURE 7. External 3D Effect Capacitors $f_{3DL}(-3dB) = 1 / [2\pi x (40k\Omega + R_{3DL}) x C_{3DL}]$ (Hz) $f_{3dB}(3D) = 1 / [2\pi (1+M) (40k\Omega \times C_{3D})]$ (Hz) (3) (5) $C_{EQUIVALENT}(new) = C_{3D} / (1 + M)$ (F) (6) $f_{3DR}(-3dB) = 1 / [2\pi x (40k\Omega + R_{3DR}) x C_{3DR}]$ (Hz) (4) ΔAV (change in AC gain) = 1 / 1 + M, where M represents some ratio of the nominal internal resistor, $40k\Omega$ (see example below Table 9).

Audio Amplifier Gain Setting

Each channel of the LM49250 has two separate gain stages. Each input stage features a 32 step volume control (Input Mode 0 & 3) with a range of -64dB to +15dB (Table 11). Each loud speaker output stage has 2 gain settings (Table 12); 6dB and 12dB when either a fully differential signal or two singleended signals are applied on the R1/L1 and R2/L2 pins Each headphone output stage has 8 gain settings (Table 13), 0dB, -1.2 dB,-2.5dB, -4dB, -6dB, -8.5dB, -12dB and -18dB. In single-ended input mode with only one signal applied (Input Mode 1 & 2), the loud speaker and headphone output stage gain settings are increased by 6dB (Table 11). This allows for a maximum separation of 30dB between the speaker and headphone outputs when both are active. The mono input channel is not affected by L1_INSEL and L2_INSEL, and is always configured as a differential input.

Calculate the total gain of a given signal path as follows:

$$A_{VOL} + A_{OS} = A_{TOTAL} (dB)$$
(7)

Where A_{VOL} is the volume control level, A_{OS} is the gain setting of the output stage, and A_{TOTAL} is the total gain for the signal path.

Volume Step	MG4/LG4/ RG4	MG3/LG3/ RG3	MG2/LG2/ RG2	MG1/LG1/ RG1	MG0/LG0/ RG0	Gain (dB) (Input Mode 0 & 3)	Gain (dB) (Input Mode 1 & 2)
0	0	0	0	0	0	-64	-58
1	0	0	0	0	1	-54.5	-48.5
2	0	0	0	1	0	-47	-41
3	0	0	0	1	1	-40	-34
4	0	0	1	0	0	-33	-27
5	0	0	1	0	1	-28	-21
6	0	0	1	1	0	-24	-18
7	0	0	1	1	1	-21	-15
8	0	1	0	0	0	-19.5	-13.5
9	0	1	0	0	1	-18	-12
10	0	1	0	1	0	-16.5	-10.5
11	0	1	0	1	1	-15	-9
12	0	1	1	0	0	-13.5	-7.5
13	0	1	1	0	1	-12	-6
14	0	1	1	1	0	-10.5	-4.5
15	0	1	1	1	1	-9.0	-3
16	1	0	0	0	0	-7.5	-1.5
17	1	0	0	0	1	-6	0
18	1	0	0	1	0	-4.5	2.5
19	1	0	0	1	1	-3	3
20	1	0	1	0	0	1.5	4.5
21	1	0	1	0	1	0	6
22	1	0	1	1	0	1.5	7.5
23	1	0	1	1	1	3	9
24	1	1	0	0	0	4.5	10.5
25	1	1	0	0	1	6	12
26	1	1	0	1	0	7.5	13.5
27	1	1	0	1	1	9	15
28	1	1	1	0	0	10.5	16.5
29	1	1	1	0	1	12	18
30	1	1	1	1	0	13.5	19.5
31	1	1	1	1	1	15	21

TABLE 11. 32 Step Volume Control

TABLE 12. Loudspeaker Gain Setting

LSRG/LSLG	Gain (dB)
0	6
1	12

TABLE 13. Headphone Gain Setting

HPG2	HPG1	HPG0	Gain (dB)
0	0	0	0
0	0	1	-1.2
0	1	0	-2.5
0	1	1	-4
1	0	0	6
1	0	1	-8.5
1	1	0	-12
1	1	1	-18

TABLE 14. EP_Gain

EP_Gain	Gain (dB)
0	0
1	6

Power Dissipation and Efficiency

The major benefit of a Class D amplifier is increased efficiency versus Class AB. The efficiency of the LM49250 speaker amplifiers is attributed to the output transistors' region of operation. The Class D output stage acts as current steering switches, consuming negligible amounts of power compared to their Class AB counterparts. Most of the power loss associated with the output stage is due to the IR loss of the MOSFET on-resistance, along with the switching losses due to gate charge.

The maximum power dissipation per ground referenced headphone channel is given by:

$$P_{DMAX-HP} = V_{DD}^2 / 2\pi^2 R_L + (I_{DDQ}^* V_{DD}) (W)$$
(8)

The maximum power dissipation for the mono BTL earpiece output is given by:

$$P_{DMAX-EP} = 4V_{DD}^{2} / 2\pi^{2}R_{L} + (I_{DDq} * V_{DD})$$
(9)

Refer to the Typical Performance Characteristics curves for power dissipation information at various power levels.

Audio Amplifier Power Supply Bypassing / Filtering

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Typical applications employ a voltage regulator with 10μ F and 0.1μ F bypass capacitors that increase supply stability. These capacitors do not eliminate the need for bypassing of the LM49250 supply pins. A 1μ F ceramic capacitor placed close to each supply pin is recommended.

Bypass Capacitor Selection

The LM49250 generates a $V_{\rm DD}/2$ common-mode bias voltage internally. The BYPASS capacitor, $C_{\rm B},$ improves PSRR and

THD+N by reducing noise at the BYPASS node. Use a 4.7μ F capacitor, placed as close to the device as possible for C_B.

Audio Amplifier Input Capacitor Selection

Input capacitors, C_{IN} , in conjunction with the input impedance of the LM49250 forms a high-pass filter that removes the DC bias from an incoming signal. The AC-coupling capacitor allows the amplifier to bias the signal to an optimal DC level. Assuming zero source impedance, the -3dB point of the high-pass filter is given by:

$$f_{-3dB} = 1 / [2\pi R_{IN}C_{IN}]$$
 (Hz) (10)

Choose C_{IN} such that f_{-3dB} is well below the lowest frequency of interest. Setting f_{-3dB} too high affects the low-frequency response of the amplifier. Use capacitors with low voltage coefficient dielectrics, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, may result in increased distortion at low frequencies.

Other factors to consider when designing the input filter include the constraints of the overall system. Although high fidelity audio requires a flat frequency response between 20Hz and 20kHz, portable devices such as cell phones may only concentrate on the frequency range of the spoken human voice (typically 300Hz to 4kHz). In addition, the physical size of the speakers used in such portable devices limits the low frequency response; in this case, frequencies below 150Hz may be filtered out.

EVALUATION BOARD

For information on the evaluation board, refer to Application Notes (AN-1680).


PCB LAYOUT GUIDELINES

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace

resistance between the LM49250 and the load results in decreased output power and efficiency. Trace resistance between the power supply and GND of the LM49250 has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power-supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding improves audio performance, minimizes crosstalk between channels and prevents switching noise from interfering with the audio signal. Use of power and ground planes is recommended.


Place all digital components and digital signal traces as far as possible from analog components and traces. Do not run digital and analog traces in parallel on the same PCB layer.

Demo Board Schematic




300166r1


Demo Board Layout




Top Silkscreen




Top Layer





www.national.com



Bottom Layer


LM49250 Build of Materials

Part Description	Qty	Ref Designator	Manufacturer	Part Number
LM49250 DEMO BOARD	1			
LM49250TL	1	U1		
CAP CER 1UF 16V X7R 1206 10%	6	C1–C6	muRata	GRM319R71C105KC11D
CAP CER 4.7UF 16V X7R 0805	4	C7, C13, C14, C15	muRata	GRM21BR71C475KA73L
CAP CER 2.2UF 16V X5R 0805	3	C8, C9, C10	muRata	GRM21BR61C225KA88L
CAP CER 68nF 16V X7R 0805	2	C11, C12	muRata	GRM188R71C683KA01D
CAP CER 1UF 16V X7R 0805	1	C16	muRata	GRM21BR71C105KA01L
RES 00HM 1/8W 5% 0805 SMD	1	R1, R2	Vishay/Dale	CRCW08050000Z0EA
Jumper Header Vertical Mount 2X1 0.100	7	J1, J2, J3, J8, J11, J12, J10 (bottom)		
Jumper Header Vertical Mount 4X1 0.101	3	J5, J6, J7		
Jumper Header Vertical Mount 3X1 0.102	2	J9, J4, J10 (top)		
Headphone Jack	1	U2		

Revision History

Rev	Date	Description
1.0	01/23/08	Initial release.
1.01	09/19/08	Text edits.
1.02	12/15/08	Changed the limit on Pout (V _{DD} = 3.6V, Loudspeaker mode, R _I = 8 Ω , 1% THD) form 500 to 540.

Physical Dimensions inches (millimeters) unless otherwise noted



Notes

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	Solar Magic®	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com