











SN65HVDA1040A-Q1

SLLS995D - FEBRUARY 2010 - REVISED MAY 2015

SN65HVDA1040A-Q1 EMC-Optimized High-Speed CAN Bus Transceiver

Features

- Qualified for Automotive Applications
- Meets or Exceeds the Requirements of ISO 11898-2 and -5
- GIFT/ICT Compliant
- ESD Protection up to ±12 kV (Human Body Model) on Bus Pins
- Low-Current Standby Mode With Bus Wakeup, <12 µA Maximum
- High Electromagnetic Compliance (EMC)
- SPLIT Voltage Source for Common-Mode Stabilization of Bus Through Split Termination
- Digital Inputs Compatible With 3.3-V and 5-V Microprocessors
- Package Options: SOIC and VSON
- **Protection Features**
 - Bus-Fault Protection of -27 V to 40 V
 - TXD Dominant Time-Out
 - Thermal Shutdown Protection
 - Power Up and Power Down Glitch-Free Bus Inputs and Outputs
 - High Bus Input Impedance With Low V_{CC} (Ideal Passive Behavior on Bus When Unpowered)

2 Applications

- GMW3122 Dual-Wire CAN Physical Layer
- SAE J2284 High-Speed CAN for Automotive **Applications**
- SAE J1939 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface

3 Description

The SN65HVDA1040A-Q1 device meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a Controller Area Network (CAN). The device is qualified for use in automotive applications. As a CAN transceiver, this device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps). The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).

The device is designed for operation in especially harsh environments and includes many device protection features such as undervoltage lock out (UVLO), overtemperature thermal shutdown, wide common-mode range, and loss of ground protection. The bus pins are also protected against external cross-wiring, shorts to -27 V to 40 V, and voltage transients according to ISO 7637.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65HVDA1040A-Q1	VSON (12)	3.00 mm × 4.00 mm
	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram






Table of Contents

2 Apr	plications 1	•		
		9	Application and Implementation	17
	scription 1		9.1 Application Information	17
	vision History2		9.2 Typical Application	18
	Configuration and Functions3	10	Power Supply Recommendations	2
	ecifications4	11	Layout	2
6.1	Absolute Maximum Ratings 4		11.1 Layout Guidelines	2
6.2			11.2 Layout Example	2
6.3 6.4	Recommended Operating Conditions4		11.3 PCB and Thermal Considerations for VSON Package	
6.5	Electrical Characteristics5	40		
6.6 6.7 6.8	Switching Characteristics 7	12	Device and Documentation Support	2: 2:
7 Par	rameter Measurement Information 8		12.3 Trademarks	
8 Det 8.1 8.2 8.3		13	12.4 Electrostatic Discharge Caution	20

4 Revision History


Changes from Revision C (February 2011) to Revision D

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and



5 Pin Configuration and Functions



Pin Functions

	PIN		TYPE	DESCRIPTION	
NAME	SOIC	VSON	ITPE	DESCRIPTION	
TXD	1	1	I	CAN transmit data input (low for dominant bus state, high for recessive bus state)	
GND	2	2	GND	Ground connection	
V _{CC}	3	3	Supply	Transceiver 5-V supply voltage input	
RXD	4	4	0	CAN receive data output (low in domonint bus state, high in recessive bus state)	
SPLIT	5	9	0	Common-mode stabilization output	
CANL	6	10	I/O	Low-level CAN bus line	
CANH	7	11	I/O	High-level CAN bus line	
STB	8	12	I	Standby mode select pin (active high)	
NC	_	5-8	NC	No connect	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	6	V
	Voltage range at bus terminals (CANH, CANL, SPLIT)	-27	40	V
Io	Receiver output current		20	mA
VI	Voltage input, ISO 7637 transient pulse ⁽²⁾ (CANH, CANL)	-150	100	V
VI	Voltage input (TXD, STB)	-0.3	6	V
T _J	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-40	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Tested in accordance with ISO 7637 test pulses 1, 2, 3a, 3b per IBEE system level test (Pulse 1 = -100 V, Pulse 2 = 100 V, Pulse 3a = -150 V, Pulse 3b = 100 V). If DC may be coupled with ac transients, externally protect the bus pins within the absolute maximum voltage range at any bus terminal. This device has been tested with dc bus shorts to 40 V with leading common-mode chokes. If common-mode chokes are used in the system and the bus lines may be shorted to DC, ensure that the choke type and value in combination with the node termination and shorting voltage either will not create inductive flyback outside of voltage maximum specification or use an external transient-suppression circuit to protect the transceiver from the inductive transients.

6.2 ESD Ratings

				VALUE	UNIT
		Pins 7 and 6 ⁽²⁾	±12000		
	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	Pin 5 ⁽³⁾	±10000		
	Electrostatic		All pins	±4000	
$V_{(ESD)}$	discharge	Charged-device model (CDM), per AEC Q100-011			V
	•	Machine Model (4)		±200	
		IEC 61000-4-2 according to IBEE CAN EMC test specification	Pins 7 and 6 connected to pin 2	±7000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) Test method based upon JEDEC Standard 22 Test Method A114F and AEC-Q100-002, CANH and CANL bus pins stressed with respect to each other and GND.
- (3) Test method based upon JEDEC Standard 22 Test Method A114F and AEC-Q100-002. SPLIT pin stressed with respect to GND.
- 4) Tested in accordance JEDEC Standard 22 Test Method A115A and AEC-Q100-003.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage		4.75	5.25	V
V _I or V _{IC}	Voltage at any bus terminal (separately or	r common mode)	-12	12	V
V _{IH}	High-level input voltage	TXD, STB	2	5.25	V
V_{IL}	Low-level input voltage	TXD, STB	0	8.0	V
V_{ID}	Differential input voltage		-6	6	V
	High lavel autout august	Driver	-70		A
IOH	High-level output current	Receiver (RXD)	-2		mA
	Law law at a street assument	Driver		70	A
I _{OL}	Low-level output current	Receiver (RXD)		2	mA
T _A	Operating free-air temperature range	See Thermal Information	-40	125	°C



6.4 Thermal Information

			SN65HVD	A1040A-Q1	
	THERMAL METRIC ⁽¹⁾				UNIT
			12 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	Low-K thermal resistance ⁽²⁾	290	140	°C/W
	Junction-to-ambient thermal resistance	High-K thermal resistance (3)	52	112	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance		56	56	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		14	50	°C/W
ψ_{JT}	Ψ _{JT} Junction-to-top characterization parameter			13	°C/W
ΨЈВ	Ψ _{JB} Junction-to-board characterization parameter			55	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		4.5	_	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
SUPPLY							
		Standby mode	STB at V _{CC} , V _I = V _{CC}		6	12	μΑ
I _{CC}	5-V supply current	Dominant	V _I = 0 V, 60-Ω load, STB at 0 V		50	70	
		Recessive	V _I = V _{CC} , No load, STB at 0 V		6	10	mA
UV _{VCC}	Undervoltage reset threshold			2.8		4	٧
DRIVER				·			
V	Bus output voltage	CANH	$V_1 = 0 \text{ V}, \text{ STB at } 0 \text{ V}, R_1 = 60 \Omega,$	2.9	3.4	4.5	V
$V_{O(D)}$	(dominant)	CANL	See Figure 3 and Figure 16	0.8		1.75	V
V _{O(R)}	Bus output voltage (recessive	e)	$V_I = 3 \text{ V}$, STB at 0 V, $R_L = 60 \Omega$, See Figure 3 and Figure 16	2	2.5	3	٧
Vo	Bus output voltage (standby	mode)	STB at Vcc, $R_L = 60 \Omega$, See Figure 3 and Figure 16	-0.1		0.1	٧
	Differential output voltage (dominant)		$V_I = 0 \text{ V}, R_L = 60 \Omega, \text{ STB at } 0 \text{ V},$ See Figure 3, Figure 16, and Figure 4	1.5		3	V
$V_{OD(D)}$			$V_I = 0 \text{ V}, R_L = 45 \Omega, \text{ STB at } 0 \text{ V},$ See Figure 3, Figure 16, and Figure 4	1.4		3	V
V _{OD(R)}	Differential output voltage (re	cessive)	$V_I = 3 \text{ V}$, STB at 0 V, $R_L = 60 \Omega$, See Figure 3 and Figure 16	-0.012		0.012	٧
05(1)		,	V _I = 3 V, STB at 0 V, No load	-0.5		0.05	
V _{SYM}	Output symmetry (dominant of (V _{O(CANH)} + V _{O(CANL)})	or recessive)	STB at 0 V, $R_L = 60 \Omega$, See Figure 14	0.9 V _{CC}	V _{CC}	1.1 V _{CC}	٧
V _{OC(ss)}	Steady-state common-mode	output voltage	STB at 0 V, $R_L = 60 \Omega$, See Figure 9	2	2.5	3	V
$\Delta V_{OC(ss)}$	Change in steady-state commo	non-mode output	STB at 0 V, $R_L = 60 \Omega$, See Figure 9		30		mV
V _{IH}	High-level input voltage, TXD	input		2			V
V _{IL}	Low-level input voltage, TXD	input				0.8	٧
I _{IH}	High-level input current, TXD	input	V _I at V _{CC}	-2		2	μΑ
I _{IL}	Low-level input current, TXD	input	V _I at 0 V	-50		-10	μΑ
I _{O(off)}	Power-off TXD output current	t	V _{CC} at 0 V, TXD at 5 V			1	μΑ

(1) All typical values are at 25°C with a 5-V supply.

⁽²⁾ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, Low-K board, as specified in JESD51-3, in an environment described in JESD51-2a.

⁽³⁾ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.



Electrical Characteristics (continued)

over recommended operating conditions including operating free-air temperature range (unless otherwise noted)

RECEIVER V_{TT} Positive-going input threshold voltage, high-speed mode V_{TT} Negative-going input threshold voltage, high-speed mode V_{TT} 100 125 mV V_{TT} 1100 1103 125 mV V_{TT} 1100 1103 125 mV V_{TT} 1100 1105 1105 mV V_{TT} 1100 mV V_{TT} 1100 1105 mV V_{TT} 1100 mV $V_$		PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
See Figure 12 Vo.Na			V _{CANH} = -12 V, CANL open, TXD = low, See Figure 12	-120	-85		
See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 0 V, CANL open, TXD = low, See Figure 12 V_CAN_H = 0 V, CANL open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CANH open, TXD = low, See Figure 12 V_CAN_H = 2 V, CAN_H open, TXD = low, See Figure 12 V_CAN_H = 2 V, CAN_H open, TXD = low, See Figure 12 V_CAN_H = 2 V, CAN_H open, TXD = low, See Figure 12 V_CAN_H = 2 V, CAN_H open, TXD = low, See Figure 12 V_CAN_H = 2 V, CAN_H open, TXD = low, See Figure 12 V_CAN_H = 2 V, CAN_H open, TXD = low, See Figure 12 V_CAN_H = 2 V, CAN_H					0.4	1	
V _{CANL} = 12 V, CANH open, TXD = low, See Figure 12 V _{CANL} = 0 V, CANL open, TXD = low, See Figure 12 V _{CANL} = 32 V, CANH open, TXD = low, See Figure 12 V _{CANL} = 32 V, CANL open, TXD = low, See Figure 12 V _{CANL} = 32 V, CANL open, TXD = low, See Figure 12 V _{CANL} = 32 V, CANL open, TXD = low, See Figure 12 V _{CANL} = 32 V, CANL open, TXD = low, See Figure 12 V _{CANL} = 32 V, CANL open, TXD = low, See Figure 12 V _{CANL} = 32 V, CANL open, TXD = low, See Figure 12 V _{CANL} = 32 V, CANL open, TXD = low, See Figure 12 V _{CALL} = V _{CA}	ı			-1	-0.6		mΛ
See Figure 12	^I OS(ss)	Short-circuit steady-state output current, Dominant			75	120	ША
See Figure 12				-100	-75		
TXD = high, See Figure 12					75	125	
Recessive	Lance .	Short-circuit steady-state output current,		-10		10	mΔ
RECEIVER V_{TT} Positive-going input threshold voltage, high-speed mode V_{TT} Negative-going input threshold voltage, high-speed mode V_{TT} 100 125 mV V_{TT} 1100 1103 125 mV V_{TT} 1100 1103 125 mV V_{TT} 1100 1105 1105 mV V_{TT} 1100 mV V_{TT} 1100 1105 mV V_{TT} 1100 mV $V_$	'OS(ss)	Recessive	-20 V ≤ V _{CANL} ≤ 32 V, CANH open, TXD = high, See Figure 12	-10		10	
$V_{TT+} \begin{array}{c} \text{Positive-going input threshold voltage, high-speed} \\ \text{Mode} \\ \end{array} \begin{array}{c} \text{STB at 0 V, See Table 1} \\ \end{array} \begin{array}{c} \text{STB at 0 V, See Table 1} \\ \end{array} \begin{array}{c} \text{SO0} \text{go0} \\ \end{array} \text{mV} \\ \end{array}$ $V_{TT-} \begin{array}{c} \text{Negative-going input threshold voltage, high-speed} \\ \text{Mode} \\ \end{array} \begin{array}{c} \text{STB at 0 V, See Table 1} \\ \end{array} \begin{array}{c} \text{STD} \text{sto 0} \\ \end{array} \begin{array}{c} \text{GSO} \\ \end{array} \begin{array}{c} \text{GSO} \\ \end{array} \begin{array}{c} \text{GSO} \\ \end{array} \begin{array}{c} \text{MV} \\ \end{array}$ $V_{TT-} \begin{array}{c} \text{Negative-going input threshold voltage, standby mode} \\ \end{array} \begin{array}{c} \text{STB at V}_{CC} \\ \end{array} \begin{array}{c} \text{STB at V}_{CC} \\ \end{array} \begin{array}{c} \text{SO0} \\ \end{array} \begin{array}{c} \text{SO0} \\ \end{array} \begin{array}{c} \text{100} \\ \end{array} \begin{array}{c} 125 \\ \end{array} \begin{array}{c} \text{mV} \\ \end{array}$ $V_{TT-} \begin{array}{c} \text{Input threshold voltage, standby mode} \\ \end{array} \begin{array}{c} \text{STB at V}_{CC} \\ \end{array} \begin{array}{c} \text{STB at V}_{CC} \\ \end{array} \begin{array}{c} \text{SO0} \\ \end{array} \begin{array}{c} \text{SO0} \\ \end{array} \begin{array}{c} \text{1150} \\ \end{array} \begin{array}{c} \text{mV} \\ \end{array}$ $V_{CH} \begin{array}{c} \text{High-level output voltage} \\ \end{array} \begin{array}{c} I_{0} = 2 \text{ mA, See Figure 7} \\ \end{array} \begin{array}{c} \text{4} \text{4.6} \\ \end{array} \begin{array}{c} \text{V} \\ \end{array}$ $V_{CL} \begin{array}{c} \text{Low-level output voltage} \\ \end{array} \begin{array}{c} I_{0} = 2 \text{ mA, See Figure 7} \\ \end{array} \begin{array}{c} \text{0.2} \text{0.4} \\ \end{array} \begin{array}{c} \text{V} \\ \end{array}$ $V_{CL} \begin{array}{c} \text{Low-level output voltage} \\ \end{array} \begin{array}{c} \text{Power-off Bus input current (unpowered bus} \\ \text{leakage current} \\ \end{array} \begin{array}{c} \text{VO_{CL} at 0 V, RXD at 5 V} \\ \end{array} \begin{array}{c} \text{20} \text{20} \\ \end{array} \begin{array}{c} \text{M} \\ \text{M} \\ \end{array}$ $V_{CC} \begin{array}{c} \text{10} \text{Differential input capacitance to ground (CANH or CANL)} \\ \text{VAD at 3 V, V_{1} = 0.4 \sin (4E6\pi \text{m}) + 2.5 \text{ V} \\ \end{array} \begin{array}{c} \text{13} \text{pF} \\ \end{array}$ $V_{CID} \begin{array}{c} \text{Differential input resistance} \\ \text{CONH or CANL} \\ \end{array} \begin{array}{c} \text{TXD at 3 V, V_{1} = 0.4 \sin (4E6\pi \text{m}) \\ \text{M} \end{array} \begin{array}{c} \text{M} \begin{array}{c} \text{M} \text{M} \\ \end{array} \begin{array}{c} \text{M} \text{M} \\ \end{array}$ $V_{R} \begin{array}{c} \text{M} \text{M} \text{M} \\ \end{array} \begin{array}{c} \text{M} \text{M} \text{M} \text{M} \\ \end{array} \begin{array}{c} \text{M} \text{M} \text{M} \text{M} \\ \end{array} \begin{array}{c} \text{M} \text{M} \text{M} $	Co	Output capacitance	See receiver input capacitance				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RECEIVER						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$V_{\text{IT+}}$		STB at 0 V, See Table 1		800	900	mV
$\begin{array}{c} V_{TT} & \text{Input threshold voltage, standby mode} & \text{STB at V}_{CC} & 500 & 1150 & \text{mV} \\ V_{OH} & \text{High-level output voltage} & I_{O} = -2 \text{mA, See Figure 7} & 4 & 4.6 & V \\ V_{OL} & \text{Low-level output voltage} & I_{O} = 2 \text{mA, See Figure 7} & 0.2 & 0.4 & V \\ I_{Iloth} & \text{Power-off bus input current (unpowered bus leakage current)} & \text{CANH} = \text{CANL} = 5 \text{V,} \\ V_{CC} \text{ at 0 V, TXD at 0 V} & 3 & \mu \text{A} \\ I_{O(off)} & \text{Power-off RXD leakage current} & V_{CC} \text{ at 0 V, RXD at 5 V} & 20 & \mu \text{A} \\ C_{I} & \text{Input capacitance to ground (CANH or CANL)} & \text{TXD at 3 V,} \\ V_{I} = 0.4 \sin (4E6\pi t) + 2.5 \text{V} & 13 & pF \\ C_{ID} & \text{Differential input capacitance} & \text{TXD at 3 V, V}_{I} = 0.4 \sin (4E6\pi t) & 6 & pF \\ R_{ID} & \text{Differential input resistance} & \text{TXD at 3 V, STB at 0 V} & 30 & 80 & k\Omega \\ R_{IN} & \text{Input resistance (CANH or CANL)} & \text{TXD at 3 V, STB at 0 V} & 30 & 80 & k\Omega \\ R_{I(m)} & \text{Input resistance matching} & V_{(CANH)} = V_{(CANL)} & -3\% & 0\% & 3\% \\ \hline \textbf{STB PIN} \\ \hline \textbf{STB PIN} \\ \hline \textbf{VI}_{IL} & \text{Low-level input voltage, STB input} & 2 & V \\ V_{IL} & \text{Low-level input current} & \text{STB at 2 V} & -10 & 0 & \mu \text{A} \\ I_{IL} & \text{Low-level input current} & \text{STB at 0.8 V} & -10 & 0 & \mu \text{A} \\ \hline \textbf{SPLIT PIN} \\ \hline \textbf{V}_{O} & \text{Output voltage} & -500 \mu \text{A} < I_{O} < 500 \mu \text{A} & 0.3 \text{V}_{CC} & 0.5 \text{V}_{CC} & 0.7 \text{V}_{CC} & V \\ \hline \textbf{SPLIT PIN} \\ \hline \textbf{V}_{O} & \text{Output voltage} & -500 \mu \text{A} < I_{O} < 500 \mu \text{A} & 0.3 \text{V}_{CC} & 0.5 \text{V}_{CC} & 0.7 \text{V}_{CC} & V \\ \hline \textbf{SPLIT PIN} \\ \hline \textbf{V}_{O} & \text{Output voltage} & -500 \mu \text{A} < I_{O} < 500 \mu \text{A} & 0.3 \text{V}_{CC} & 0.5 \text{V}_{CC} & 0.7 \text{V}_{CC} & V \\ \hline \textbf{SPLIT PIN} \\ \hline \textbf{V}_{O} & \text{Output voltage} & -500 \mu \text{A} < I_{O} < 500 \mu \text{A} & 0.3 \text{V}_{CC} & 0.5 \text{V}_{CC} & 0.7 \text{V}_{CC} & V \\ \hline \textbf{V}_{O} & \text{Output voltage} & -500 \mu \text{A} < I_{O} < 500 \mu \text{A} \\ \hline \textbf{V}_{O} & \text{Output voltage} & -500 \mu \text{A} < I_{O} < 500 \mu \text{A} & 0.3 \text{V}_{CC} & 0.5 \text{V}_{CC} & 0.7 \text{V}_{CC} & V \\ \hline \textbf{V}_{O} $	$V_{\text{IT-}}$		STB at 0 V, See Table 1	500	650		mV
$V_{OH} \qquad High-level output voltage \qquad I_O = -2 mA, See Figure 7 \qquad \qquad 4 \qquad 4.6 \qquad V \\ V_{OL} \qquad Low-level output voltage \qquad I_O = 2 mA, See Figure 7 \qquad \qquad 0.2 \qquad 0.4 \qquad V \\ I_{I_{(OH)}} \qquad Power-off bus input current (unpowered bus leakage current) \qquad CANH = CANL = 5 V, \\ V_{CC} at 0 V, TXD at 0 V \qquad \qquad$	V_{hys}	Hysteresis voltage $(V_{IT+} - V_{IT-})$		100	125		mV
$V_{OL} \text{Low-level output voltage} \qquad I_O = 2 \text{ mA, See Figure 7} \qquad 0.2 0.4 \text{V}$ $I_{I_{(off)}} \text{Power-off bus input current (unpowered bus leakage current)} \qquad V_{CC} \text{ at 0 V, TXD at 0 V} \qquad 3 \mu \text{A}$ $I_{O_{(off)}} \text{Power-off RXD leakage current} \qquad V_{CC} \text{ at 0 V, RXD at 5 V} \qquad 20 \mu \text{A}$ $C_{I} \text{Input capacitance to ground (CANH or CANL)} \qquad TXD \text{ at 3 V, } \\ V_{I} = 0.4 \sin (4E6\pi t) + 2.5 \text{ V} \qquad 13 \qquad pF$ $C_{ID} \text{Differential input capacitance} \qquad TXD \text{ at 3 V, V}_{I} = 0.4 \sin (4E6\pi t) + 2.5 \text{ V}$ $C_{ID} \text{Differential input resistance} \qquad TXD \text{ at 3 V, V}_{I} = 0.4 \sin (4E6\pi t) + 2.5 \text{ V}$ $C_{ID} \text{Differential input capacitance} \qquad TXD \text{ at 3 V, V}_{I} = 0.4 \sin (4E6\pi t) + 2.5 \text{ V}$ $C_{ID} \text{Differential input resistance} \qquad TXD \text{ at 3 V, V}_{I} = 0.4 \sin (4E6\pi t) + 2.5 \text{ V}$ $C_{ID} \text{Differential input resistance} \qquad TXD \text{ at 3 V, STB at 0 V} \qquad 30 \qquad 80 k\Omega$ $R_{ID} \text{Input resistance matching} \qquad V_{ID} \text{ at 3 V, STB at 0 V} \qquad 15 30 40 k\Omega$ $R_{I(m)} \text{Input resistance matching} \qquad V_{(CANH)} = V_{(CANL)} \qquad -3\% 0\% 3\%$ $STB PIN$ $V_{IH} \text{High-level input voltage, STB input} \qquad 0.8 \text{V}$ $V_{IL} \text{Low-level input voltage, STB input} \qquad 0.8 \text{V}$ $I_{IH} \text{High-level input current} \qquad \text{STB at 2 V} \qquad -10 \qquad 0 \mu \text{A}$ $I_{IL} \text{Low-level input current} \qquad \text{STB at 0.8 V} \qquad -10 \qquad 0 \mu \text{A}$ $SPLIT PIN$ $V_{O} \text{Output voltage} \qquad -500 \mu \text{A} \cdot I_{O} < 500 \mu \text{A} \qquad 0.3 \text{V}_{CC} 0.5 \text{V}_{CC} \text{V}$	V_{IT}	Input threshold voltage, standby mode	STB at V _{CC}	500		1150	mV
$I_{l(eff)}$ Power-off bus input current (unpowered bus leakage current) V_{CC} at 0 V, TXD at 0 V V_{CC} at 0 V, RXD at 5 V V_{CC} at 0 V, RXD at 5 V V_{CC} at 0 V, RXD at 3 V, V_{CC} at 0 V, RXD at 3 V, V_{CC} at 0 V, V_{CC} at 0 V, V_{CC} at 0 V, V_{CC} at 0 V, RXD at 3 V, V_{CC} at 0 V, RXD at 3 V, V_{CC} at 0 V, V_{CC} at 0 V, V_{CC} at 0 V, RXD at 3 V, V_{CC} at 0 V, RXD at 3 V, V_{CC} at 0 V, RXD at 3 V, V_{CC} at 0 V, V_{CC} at 0 V, V_{CC} at 0 V, RXD at 3 V, RXD at 10 V, V_{CC} at 0 V, RXD at 3 V, V_{CC} at 1 A V, RYD	V_{OH}	High-level output voltage	$I_O = -2$ mA, See Figure 7	4	4.6		V
$ \begin{array}{c} \text{Hicfiff} & \text{leakage current}) & \text{V}_{\text{CC}} \text{ at 0 V, TXD at 0 V} \\ \text{I}_{\text{O(off)}} & \text{Power-off RXD leakage current} \\ \text{V}_{\text{CC}} \text{ at 0 V, RXD at 5 V} \\ \text{C}_{\text{I}} & \text{Input capacitance to ground (CANH or CANL)} \\ \text{C}_{\text{I}} & \text{Input capacitance to ground (CANH or CANL)} \\ \text{C}_{\text{ID}} & \text{Differential input capacitance} \\ \text{TXD at 3 V, V}_{\text{I}} = 0.4 \sin (4E6\pi t) + 2.5 \text{ V} \\ \text{V}_{\text{I}} = 0.4 \sin (4E6\pi t) + 2.5 \text{ V} \\ \text{SID} & \text{Differential input resistance} \\ \text{TXD at 3 V, V}_{\text{I}} = 0.4 \sin (4E6\pi t) \\ \text{TXD at 3 V, V}_{\text{I}} = 0.4 \sin (4E6\pi t) \\ \text{TXD at 3 V, V}_{\text{I}} = 0.4 \sin (4E6\pi t) \\ \text{STB at 0 V} \\ \text{SID} & \text{SID} & \text{SID} & \text{SID} \\ \text{SID} & \text{Input resistance (CANH or CANL)} \\ \text{TXD at 3 V, STB at 0 V} \\ \text{SID} & \text{SID} & \text{SID} & \text{SID} \\ \text{SID} & \text{Input resistance matching} \\ \text{I}_{\text{I}} & \text{CANH}_{\text{I}} / \text{R}_{\text{IN}} \text{ (CANH}_{\text{I}})] \times 100\% \\ \text{STB PIN} \\ \text{V}_{\text{IL}} & \text{Low-level input voltage, STB input} \\ \text{SID} & \text{SID} & \text{SID} & \text{SID} \\ \text{SID} & SI$	V_{OL}	Low-level output voltage	I _O = 2 mA, See Figure 7		0.2	0.4	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$I_{I(off)}$					3	μΑ
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I _{O(off)}	Power-off RXD leakage current	V _{CC} at 0 V, RXD at 5 V			20	μΑ
R_{ID} Differential input resistance TXD at 3 V, STB at 0 V 30 80 kΩ RIN Input resistance (CANH or CANL) TXD at 3 V, STB at 0 V 15 30 40 kΩ RI(m) Input resistance matching [1 - (R _{IN (CANH)} / R _{IN (CANL)})] × 100% $V_{(CANH)} = V_{(CANL)}$ -3% 0% 3% STB PIN V_{IL} High-level input voltage, STB input 2 V V VIL Low-level input voltage, STB input STB at 2 V -10 0 μA IIL Low-level input current STB at 0.8 V -10 0 μA SPLIT PIN V_{O} Output voltage -500 μA < I_{O} < 500 μA < I_{O} < 500 μA < I_{O} < 500 μA 0.3 V_{CC} 0.5 V_{CC} 0.7 V_{CC} V	C _I	Input capacitance to ground (CANH or CANL)			13		pF
$R_{IN} \qquad \text{Input resistance (CANH or CANL)} \qquad \text{TXD at 3 V, STB at 0 V} \qquad \qquad 15 \qquad 30 \qquad 40 \qquad kΩ$ $R_{I(m)} \qquad \text{Input resistance matching} \\ [1 - (R_{IN (CANH)} / R_{IN (CANL)})] \times 100\% \qquad \qquad V_{(CANH)} = V_{(CANL)} \qquad \qquad -3\% \qquad 0\% \qquad 3\%$ $\textbf{STB PIN}$ $V_{IH} \qquad \text{High-level input voltage, STB input} \qquad \qquad \qquad 2 \qquad \qquad V$ $V_{IL} \qquad \text{Low-level input current} \qquad \text{STB at 2 V} \qquad \qquad \qquad -10 \qquad \qquad 0 \qquad \mu A$ $I_{IH} \qquad \text{High-level input current} \qquad \text{STB at 0.8 V} \qquad \qquad -10 \qquad \qquad 0 \qquad \mu A$ $\textbf{SPLIT PIN}$ $V_{O} \qquad \text{Output voltage} \qquad \qquad -500 \ \mu A < I_{O} < 500 \ \mu A \qquad \qquad 0.3 \ V_{CC} \qquad 0.5 \ V_{CC} \qquad 0.7 \ V_{CC} \qquad V$	C_{ID}	Differential input capacitance	TXD at 3 V, $V_I = 0.4 \sin (4E6\pi t)$		6		pF
Input resistance matching $I_{(CANH)} = I_{(CANL)} $	R _{ID}	Differential input resistance	TXD at 3 V, STB at 0 V	30		80	kΩ
NI(m) [1 - (R _{IN (CANH)} / R _{IN (CANL)})] × 100% V(CANH) = V(CANL) -3% 0% 3% STB PIN V _{IH} High-level input voltage, STB input 2 V V _{IL} Low-level input voltage, STB input 0.8 V I _{IH} High-level input current STB at 2 V -10 0 μ A I _{IL} Low-level input current STB at 0.8 V -10 0 μ A SPLIT PIN V _O Output voltage -500 μ A 0.3 V _{CC} 0.5 V _{CC} 0.7 V _{CC} V	R _{IN}	Input resistance (CANH or CANL)	TXD at 3 V, STB at 0 V	15	30	40	kΩ
V_{IH} High-level input voltage, STB input 2 V V V_{IL} Low-level input voltage, STB input 0.8 V I_{IH} High-level input current STB at 2 V -10 0 μA I_{IL} Low-level input current STB at 0.8 V -10 0 μA SPLIT PIN V_{O} Output voltage -500 μA I_{O} < 500 μA 0.3 V_{CC} 0.5 V_{CC} 0.7 V_{CC} V	R _{I(m)}		$V_{(CANH)} = V_{(CANL)}$	-3%	0%	3%	
V_{IL} Low-level input voltage, STB input 0.8 V I_{IH} High-level input current STB at 2 V -10 0 μA I_{IL} Low-level input current STB at 0.8 V -10 0 μA SPLIT PIN V_{O} Output voltage -500 μA 0.3 V 0.3 V 0.5	STB PIN						-
I_{IH} High-level input current STB at 2 V -10 0 μA I_{IL} Low-level input current STB at 0.8 V -10 0 μA SPLIT PIN V_O Output voltage -500 μA 0.3 V_{CC} 0.5 V_{CC} 0.7 V_{CC} V	V _{IH}	High-level input voltage, STB input		2			V
$I_{\rm IL}$ Low-level input current STB at 0.8 V -10 0 μA SPLIT PIN $V_{\rm O}$ Output voltage -500 μA $< I_{\rm O} < 500$ μΑ $< I_{\rm $	V _{IL}	Low-level input voltage, STB input				0.8	V
SPLIT PIN $V_{O} \qquad \text{Output voltage} \qquad -500 \ \mu\text{A} < I_{O} < 500 \ \mu\text{A} \qquad 0.3 \ V_{CC} 0.5 \ V_{CC} V$	I _{IH}	High-level input current	STB at 2 V	-10		0	μΑ
$V_{\rm O}$ Output voltage $-500~\mu{\rm A} < I_{\rm O} < 500~\mu{\rm A}$ 0.3 $V_{\rm CC}$ 0.5 $V_{\rm CC}$ 0.7 $V_{\rm CC}$ V	I _{IL}	Low-level input current	STB at 0.8 V	-10		0	μΑ
	SPLIT PIN					*	-
$I_{O(stb)}$ Leakage current, standby mode STB at 2 V, -12 V ≤ V _O ≤ 12 V -5 5 μA	Vo	Output voltage	–500 μA < I _O < 500 μA	0.3 V _{CC}	0.5 V _{CC}	0.7 V _{CC}	٧
	I _{O(stb)}	Leakage current, standby mode	STB at 2 V, −12 V ≤ V _O ≤ 12 V	-5		5	μΑ

6.6 Power Dissipation Characteristics

over recommended operating conditions, $T_A = -40$ °C to 125°C (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Average never dissipation	V_{CC} = 5 V, T_{J} = 27°C, R_{L} = 60 Ω, STB at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, C_{L} at RXD = 15 pF	112		mW	
	Average power dissipation	V_{CC} = 5.5 V, T_J = 130°C, R_L = 45 Ω , STB at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, C_L at RXD = 15 pF			170	IIIVV
	Thermal shutdown temperature			185		°C

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



6.7 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DEVICE S	WITCHING CHARACTERISTICS					
t _{d(LOOP1)}	Total loop delay, driver input to receiver output, recessive to dominant	STB at 0 V, See Figure 10	90		230	ns
t _{d(LOOP2)}	Total loop delay, driver input to receiver output, dominant to recessive	STB at 0 V, See Figure 10	90		230	ns
DRIVER S	WITCHING CHARACTERISTICS					
t _{PLH}	Propagation delay time, low-to-high level output	STB at 0 V, See Figure 5	25	65	120	ns
t _{PHL}	Propagation delay time, high-to-low level output	STB at 0 V, See Figure 5	25	45	120	ns
t _r	Differential output signal rise time	STB at 0 V, See Figure 5		25		ns
t _f	Differential output signal fall time	STB at 0 V, See Figure 5		45		ns
t _{en}	Enable time from standby mode to normal mode and transmission of dominant	See Figure 8			10	μs
t _(dom)	Dominant time-out ⁽¹⁾	↓V _I , See Figure 11	300	450	700	μs
RECEIVE	R SWITCHING CHARACTERISTICS					
t _{PLH}	Propagation delay time, low-to-high-level output	STB at 0 V , See Figure 7	60	90	130	ns
t _{PHL}	Propagation delay time, high-to-low-level output	STB at 0 V , See Figure 7	45	70	130	ns
t _r	Output signal rise time	STB at 0 V , See Figure 7		8		ns
t _f	Output signal fall time	STB at 0 V , See Figure 7		8		ns
t _{BUS}	Dominant time required on bus for wakeup from standby	STB at V _{CC} , See Figure 13	1.5		5	μs

⁽¹⁾ The TXD dominant time-out $(t_{(dom)})$ disables the driver of the transceiver once the TXD has been dominant longer than $t_{(dom)}$, which releases the bus lines to recessive, preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults, locking the bus dominant, it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where 5 successive dominant bits are followed immediately by an error frame. This, along with the $t_{(dom)}$ minimum, limits the minimum bit rate. The minimum bit rate may be calculated by:

Minimum Bit Rate = 11/ $t_{(dom)}$ = 11 bits / 300 μ s = 37 kbps

6.8 Typical Characteristics



Submit Documentation Feedback

7 Parameter Measurement Information




Figure 3. Driver Voltage, Current, and Test Definition




Figure 4. Driver V_{OD} Test Circuit




Figure 5. Driver Test Circuit and Voltage Waveforms





Figure 6. Receiver Voltage and Current Definitions

Submit Documentation Feedback



Parameter Measurement Information (continued)




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $t_G \leq$ 50 Ω .
- B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 7. Receiver Test Circuit and Voltage Waveforms

Table 1. Differential Input Voltage Threshold Test


	INPUT	OUTPUT			
V _{CANH}	V _{CANL}	V _{ID}	R		
–11.1 V	–12 V	900 mV	L		
12 V	11.1 V	900 mV	L	V	
−6 V	–12 V	6 V	L	V _{OL}	
12 V	6 V	6 V	L		
–11.5 V	–12 V	500 mV	Н		
12 V	11.5 V	500 mV	Н		
–12 V	-6 V	6 V	Н	V_{OH}	
6 V	12 V	6 V	Н		
Open	Open	Х	Н		



- A. $C_L = 100 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. All V_1 input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.


Figure 8. t_{en} Test Circuit and Waveforms






NOTE: All V_1 input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 9. Common-Mode Output Voltage Test and Waveforms



- A. $C_L = 100 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. All V_1 input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 10. t_(LOOP) Test Circuit and Waveforms



- A. All V_1 input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 500 Hz, 50% duty cycle.
- B. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 11. Dominant Time-Out Test Circuit and Waveforms

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated








Figure 12. Driver Short-Circuit Current Test and Waveforms



- A. For V_1 bit width ≤ 0.7 μs , $V_O = V_{OH}$. For V_1 bit width ≥ 5 μs , $V_O = V_{OL}$. V_1 input pulses are supplied from a generator with the following characteristics: $t_r/t_f < 6$ ns.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 13. t_{BUS} Test Circuit and Waveforms



A. All V_1 input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: $t_r/t_f \le 6$ ns, pulse repetition rate (PRR) = 250 kHz, 50% duty cycle.

Figure 14. Driver Output Symmetry Test Circuit






Figure 15. Equivalent Input and Output Schematic Diagrams




8 Detailed Description

8.1 Overview

The SN65HVDA1040A-Q1 CAN tranceiver is compatible with the ISO 11898-2 high-speed CAN (Controller Area Network) physical layer standard. The device is designed to interface between the differential bus lines in controller area network and the CAN protocol controller at data rates up to 1 Mbps.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Operating Modes

The device has two main operating modes: normal mode and standby mode. Operating mode selection is made through the STB input pin.

Table 2. Operating Modes

STB PIN	MODE	DRIVER	RECEIVER	RXD PIN
LOW	NORMAL	Enabled (On)	Enabled (On)	Mirrors CAN bus
HIGH	STANDBY	Disabled (Off)	Low-power wake-up receiver and bus monitor enabled (On)	Low = wake-up request received High = no wake-up request received

8.3.1.1 Bus States by Mode

The CAN bus has three valid states during powered operation depending on the mode of the device. In normal mode the bus may be dominant (logic low) where the bus lines are driven differentially apart or recessive (logic high) where the bus lines are biased to $V_{\rm CC}/2$ through the high-ohmic internal input resistors $R_{\rm IN}$ of the receiver. The third state is low-power standby mode where the bus lines will be biased to GND through the high-ohmic internal input resistors $R_{\rm IN}$ of the receiver.






Figure 16. Bus States (Physical Bit Representation)

Figure 17. Simplified Common-Mode Bias and Receiver Implementation

8.3.1.2 Normal Mode

This is the normal operating mode of the device. It is selected by setting STB low. The CAN driver and receiver are fully operational and CAN communication is bidirectional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD. In recessive state the bus pins are biased to $0.5 \times V_{CC}$. In dominant state the bus pins (CANH and CANL) are driven differentially apart. Logic high is equivalent to recessive on the bus and logic low is equivalent to a dominant (differential) signal on the bus.

The SPLIT pin is biased to $0.5 \times V_{CC}$ for bus common-mode bus voltage bias stabilization in split termination network applications (see *Application and Implementation*).

8.3.1.3 Standby Mode and RXD Wake-Up Request

This is the low-power mode of the device. It is selected by setting STB high. The CAN driver and main receiver are turned off and bidirectional CAN communication is not possible. The low-power receiver and bus monitor are enabled to allow for wake-up requests through the bus. A wake-up request will be output to RXD (driven low) for any dominant bus transmissions longer than the filter time t_{BUS}. The local protocol controller (MCU) should monitor RXD for transitions and then reactivate the device to normal mode based on the wake-up request. The CAN bus pins are weakly pulled to GND and the SPLIT pin is off (floating).




Figure 18. Standby Mode Low-Power Receiver and Bus Monitor Behavior

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



8.3.2 Protection Features

8.3.2.1 TXD Dominant State Time-Out

During normal mode (the only mode in which the CAN driver is active) the TXD dominant time-out circuit prevents the transceiver from blocking network communication in event of a hardware or software failure where TXD is held dominant longer than the time-out period t_{DST} . The dominant time-out circuit is triggered by a falling edge on TXD. If no rising edge is seen before the time-out constant of the circuit expires (t_{DST}), the CAN bus driver is disabled, thus freeing the bus for communication between other network nodes. The CAN driver is reactivated when a recessive signal is seen on the TXD pin, thus clearing the dominant state time-out. The CAN bus pins will be biased to recessive level during a TXD dominant state time-out and SPLIT will remain on.

NOTE

The maximum dominant TXD time allowed by the TXD Dominant state time-out limits the minimum possible data rate of the device. The CAN protocol allows a maximum of 11 successive dominant bits (on TXD) for the worst case, where 5 successive dominant bits are followed immediately by an error frame. This, along with the $t_{(dom)}$ minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = $11/t_{(dom)}$

8.3.2.2 Thermal Shutdown

If the junction temperature of the device exceeds the thermal shutdown threshold the device will turn off the CAN driver circuits, including the SPLIT pin. This condition is cleared when the temperature drops below the thermal shutdown temperature of the device.

8.3.2.3 Undervoltage Lockout and Unpowered Device

The device has undervoltage detection and lockout on the V_{CC} supply. If an undervoltage condition is detected on V_{CC} , the device protects the bus.

The TXD pin is pulled up to V_{CC} to force a recessive input level if the pin floats. The STB is pulled up to V_{CC} to force the device in standby mode (low power) if the pin floats.

The bus pins (CANH, CANL, and SPLIT) all have extremely low leakage currents when the device is unpowered so it will not load down the bus but be an "ideal passive" load to the bus. This is critical, especially if some nodes of the network will be unpowered while the rest of the network remains in operation.

8.4 Device Functional Modes

Table 3. Driver Function Table (1)

INP	UTS	OUTI	BUS STATE		
TXD	STB	CANH	CANL	BUS STATE	
L	L	Н	L	Dominant	
Н	L	Z	Z	Recessive	
Open	L	Z	Z	Recessive	
Х	H or Open	Y	Υ	Recessive	

⁽¹⁾ H = high level, L = low level, X = irrelevant, Y = weak pulldown to GND, ? = indeterminate, Z = high impedance



Table 4. Receiver Function Table

DIFFERENTIAL INPUTS V _{ID} = V(CANH) - V(CANL)	STB	OUTPUT RXD	BUS STATE
V _{ID} ≥ 0.9 V	L	L	Dominant
V _{ID} ≥ 1.15 V	H or Open	L	Dominant
$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$	X	?	?
V _{ID} ≤ 0.5 V	X	Н	Recessive
Open	X	Н	Recessive

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Using With 3.3-V Microcontrollers

The input level threshold for the digital input pins of this device are 3.3-V compatible, however a few application considerations must be taken if using this device with 3.3-V microcontrollers. Both TXD and STB input pins have internal pullup sources to V_{CC} . Some microcontroller vendors recommend using an open-drain configuration on their I/O pins in this case even though the pullup limits the current. As such care must be taken at the application level that TXD and STB have sufficient pullup to meet system timing requirements for CAN. The internal pullup on TXD especially may not be sufficient to overcome the parasitic capacitances and allow for adequate CAN timing; thus, an additional external pullup may be required. Care should also be taken with the RXD pin of the microcontroller as the RXD output of this device drives the full V_{CC} range (5 V). If the microcontroller RXD input pin is not 5-V tolerant, this must be addressed at the application level. Other options include using a CAN transceiver from TI with I/O level adapting or a 3.3-V CAN transceiver.

9.1.2 Using SPLIT With Split Termination

The SPLIT pin voltage output provides $0.5 \times V_{CC}$ in normal mode. The circuit may be used by the application to stabilized the common-mode voltage of the bus by connecting it to the center tap of split termination for the CAN network (see Figure 19 and Figure 20). This pin provides a stabilizing recessive voltage drive to offset leakage currents of unpowered transceivers or other bias imbalances that might bring the network common-mode voltage away from $0.5 \times V_{CC}$. Using this feature in a CAN network improves electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltage levels at the start of message transmissions.




Figure 19. Split Pin Stabilization Circuitry and Application

Submit Documentation Feedback



9.2 Typical Application




Figure 20. Typical Application Using Split Termination for Stabilization

9.2.1 Design Requirements

9.2.1.1 Bus Loading, Length, and Number of Nodes

The ISO 11898 Standard specifies up to 1 Mbps data rate, maximum bus length of 40 meters, maximum drop line (stub) length of 0.3 meters, and a maximum of 30 nodes. However, with careful network design, the system may have longer cables, longer stub lengths, and many more nodes to a bus. Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898 standard. They have made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, CAN Kingdom, DeviceNet, and NMEA200.




Figure 21. Typical CAN Bus Drawing

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



Typical Application (continued)

A high number of nodes requires a transceiver with high input impedance and wide common-mode range such as the SN65HVDA1040A-Q1 CAN transceiver. ISO 11898-2 specifies the driver differential output with a 60- Ω load (two 120- Ω termination resistors in parallel) and the differential output must be greater than 1.5 V. The SN65HVDA1040A-Q1 device is specified to meet the 1.5-V requirement with a 60- Ω load, and additionally specified with a differential output voltage minimum of 1.2 V across a common-mode range of -2 V to 7 V through a 330- Ω coupling network. This network represents the bus loading of 90 SN65HVDA1040A-Q1 transceivers based on their minimum differential input resistance of 30 k Ω . Therefore, the SN65HVDA1040A-Q1 supports up to 90 transceivers on a single bus segment with margin to the 1.2-V minimum differential input voltage requirement at each node.

For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes may be lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1-km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898 CAN standard.

9.2.1.2 CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with 120- Ω characteristic impedance (Z_O). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus the termination must be carefully placed so that it is not removed from the bus.

Termination is typically a $120-\Omega$ resistor at each end of the bus. If filtering and stabilization of the common-mode voltage of the bus is desired, then split termination may be used (see Figure 22 and *Using SPLIT With Split Termination*).

Care should be taken when determining the power ratings of the termination resistors. A typical worst case fault condition is if the system power supply and ground were shorted across the termination resistance which would result in much higher current through the termination resistance than the CAN transceiver's current limit.




Figure 22. CAN Termination Schematic

9.2.1.3 Loop Propagation Delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input (the TXD pin) to the differential outputs (the CANH and CANL pins), plus the delay from the receiver inputs (the CANH and CANL) to its output (the RXD pin). A typical loop delay for the SN65HVDA1040A-Q1 transceiver is displayed in Figure 24 and Figure 25.



Typical Application (continued)

9.2.2 Detailed Design Procedure

9.2.2.1 Transient Voltage Suppresser (TVS) Diodes

Transient voltage suppressors are the preferred protection components for a CAN bus due to their low capacitance, which allows them to be designed into every node of a multinode network without requiring a reduction in data rate. With response times of a few picoseconds and power ratings of up to several kilowatts, TVS diodes present the most effective protection against ESD, burst, and surge transients.





Figure 23. Transient Voltage Suppresser (TVS) Diodes Schematic

9.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated




10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-nF ceramic capacitor located as close as possible to the V_{CC} supply pins as possible. The TPS76350 device is a linear voltage regulator suitable for the 5-V supply rail.

11 Layout

11.1 Layout Guidelines

In order for the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design. On-chip IEC ESD protection is good for laboratory and portable equipment but is usually not sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices at the bus connectors. Placement at the connector also prevents these harsh transient events from propagating further into the PCB and system.





High-frequency current follows the path of least inductance and not the path of least resistance.

Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device. An example placement of the Transient Voltage Suppression (TVS) device indicated as D1 (either bidirectional diode or varistor solution) and bus filter capacitors C5 and C7 are shown in Figure 26.

The bus transient protection and filtering components should be placed as close to the bus connector, J1, as possible. This prevents transients, ESD and noise from penetrating onto the board and disturbing other devices.

Bus termination: Figure 22 shows split termination. This is where the termination is split into two resistors, R5 and R6, with the center or split tap of the termination connected to ground through capacitor C6. Split termination provides common-mode filtering for the bus. When termination is placed on the board instead of directly on the bus, care must be taken to ensure the terminating node is not removed from the bus as this will cause signal integrity issues if the bus is not properly terminated on both ends.

Bypass and bulk capacitors should be placed as close as possible to the supply pins of transceiver, examples include C2 and C3 (V_{CC}).

Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

To limit current of digital lines, serial resistors may be used. Examples are R1, R2, R3, and R4.

To filter noise on the digital IO lines, a capacitor may be used close to the input side of the IO as shown by C1 and C4.

Because the internal pullup and pulldown biasing of the device is weak for floating pins, an external 1-k Ω to 10-k Ω pullup or pulldown resistor should be used to bias the state of the pin more strongly against noise during transient events.

Pin 1: If an open-drain host processor is used to drive the TXD pin of the device an external pullup resistor between 1 k Ω and 10 k Ω should be used to drive the recessive input state of the device.

Pin 5: SPLIT should be connected to the center point of a split termination scheme to help stabalize the common-mode voltage to V_{CC} /2. If SPLIT is unused it should be left floating.

Pin 8: Is shown assuming the mode pin, STB, will be used. If the device will only be used in normal mode, R3 is not needed and the pads of C4 could be used for the pulldown resistor to GND.



11.2 Layout Example




Figure 26. Typical CAN Bus Layout Example

11.3 PCB and Thermal Considerations for VSON Package

The VSON package verson of this device has an exposed thermal pad which should be connected with vias to a thermal plane. Even though this pad is not electrically connected internally TI recommends connecting the exposed pad to the GND plane. Refer to the mechanical information on the package at the end of this data sheet and application report *QFN/SON PCB Attachement* (SLUA271) for more information on proper use of this package.

11.4 ESD Protection

A typical application that employees a CAN bus network may require some form of ESD, burst, and surge protection to shield the CAN transceiver against unwanted transients that can potential damage the transceiver. To help shield the SN65HVDA1040A-Q1 transceiver against these high energy transients, transient voltage suppressors can be implemented on the CAN differential bus terminals. These devices will help absorb the impact of a ESD, burst, and/or surge strike.

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following: QFN/SON PCB Attachement (SLUA271)

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HVDA1040AQDSJRQ1	ACTIVE	VSON	DSJ	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A1040A	Samples
SN65HVDA1040AQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A1040A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HVDA1040AQDSJRQ1	VSON	DSJ	12	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1
SN65HVDA1040AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HVDA1040AQDSJRQ1	VSON	DSJ	12	3000	356.0	356.0	35.0
SN65HVDA1040AQDRQ1	SOIC	D	8	2500	356.0	356.0	35.0

4208212-2/C 06/11

DSJ (R-PVSON-N12) PLASTIC SMALL OUTLINE NO-LEAD В PIN 1 INDEX AREA TOP AND BOTTOM 1,00 0,80 -0,20 REF. SEATING PLANE 0,08 0,05 0,00 C 12X $\frac{0,50}{0,30}$ 0,50 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET 12 $12X \ \frac{0,30}{0,18}$ 2,50 ♦ 0,10 M C A B

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-229.



DSJ (R-PVSON-N12)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208549-2/G 04/15

NOTE: All linear dimensions are in millimeters



DSJ (R-PVSON-N12)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated