


TLC59025 Low-Power 16-Channel Constant-Current LED Sink Driver

1 Features

- 16 constant current output channels
- Matches industry standard IOUT to external resistor ratio
- Constant output current invariant to load voltage change
- Output current accuracy:
 - Between channels: $\pm 5\%$ (maximum)
 - Between ICs: $\pm 6\%$ (maximum)
- Constant output current range: 3 mA to 45 mA
- Output current adjusted by external resistor
- Fast response of output current, \overline{OE} (minimum): 100 ns
- 30-MHz clock frequency
- Schmitt-trigger inputs
- 3.0-V to 5.5-V supply voltage
- Thermal shutdown for overtemperature protection
- ESD performance: 1-kV HBM

2 Applications

- Gaming machine / entertainment
- General LED applications
- LED display systems
- Signs LED lighting
- White goods



Typical Application Diagram

3 Description


The TLC59025 device is designed for LED displays and LED lighting applications. The TLC59025 contains a 16-bit shift register and data latches, which convert serial input data into parallel output format. At the TLC59025 output stage, 16 regulated-current ports provide uniform and constant current for driving LEDs within a wide range of V_F variations. Used in system design for LED display applications (for example, LED panels), the TLC59025 provides great flexibility and device performance. Users can adjust the output current from 3 mA to 45 mA through an external resistor, R_{ext} , which gives flexibility in controlling the light intensity of LEDs. TLC59025 is designed for up to 17 V at the output port. The high clock frequency, 30 MHz, also satisfies the system requirements of high-volume data transmission.

The serial data is transferred into TLC59025 through SDI, shifted in the shift register, and transferred out through SDO. LE can latch the serial data in the shift register to the output latch. \overline{OE} enables the output drivers to sink current.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLC59025	SSOP (24)	8.65 mm × 3.90 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



I_{OUT} VS R_{EXT}



Table of Contents

1 Features	1	8.1 Overview.....	13
2 Applications	1	8.2 Functional Block Diagram.....	13
3 Description	1	8.3 Feature Description.....	13
4 Revision History	2	8.4 Device Functional Modes.....	13
5 Pin Configuration and Functions	3	9 Application and Implementation	14
6 Specifications	4	9.1 Application Information.....	14
6.1 Absolute Maximum Ratings.....	4	9.2 Typical Application.....	15
6.2 ESD Ratings.....	4	10 Power Supply Recommendations	16
6.3 Recommended Operating Conditions.....	4	11 Layout	16
6.4 Thermal Information.....	5	11.1 Layout Guidelines.....	16
6.5 Electrical Characteristics for 3-V Input Voltage.....	5	11.2 Layout Example.....	16
6.6 Electrical Characteristics for 5.5-V Input Voltage.....	6	12 Device and Documentation Support	17
6.7 Power Dissipation Ratings.....	6	12.1 Support Resources.....	17
6.8 Timing Requirements.....	7	12.2 Trademarks.....	17
6.9 Switching Characteristics for 3-V Input Voltage.....	8	12.3 Electrostatic Discharge Caution.....	17
6.10 Switching Characteristics for 5.5-V Input Voltage.....	9	12.4 Glossary.....	17
6.11 Typical Characteristics.....	10	13 Mechanical, Packaging, and Orderable Information	17
7 Parameter Measurement Information	11		
8 Detailed Description	13		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (February 2015) to Revision C (February 2021)	Page
• Updated the numbering format for tables, figures and cross-references throughout the document	1
• Updated "T _J " to "T _A " in <i>Electrical Characteristics for 3-V Input Voltage</i> table.....	5
• Updated "T _J " to "T _A " in <i>Electrical Characteristics for 5.5-V Input Voltage</i> table.....	6
• Added note to <i>Constant Current</i> section.....	13
Changes from Revision A (March 2013) to Revision B (February 2015)	Page
• Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.....	1
• Deleted the <i>Ordering Information</i> table	1

5 Pin Configuration and Functions




Figure 5-1. DBQ Package 24-Pin SSOP Top View

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
CLK	3	I	Clock input for data shift on rising edge
GND	1	—	Ground for control logic and current sink
LE	4	I	Data strobe input Serial data is transferred to the respective latch when LE is high. The data is latched when LE goes low. LE has an internal pulldown resistor.
$\overline{\text{OE}}$	21	I	Output enable When $\overline{\text{OE}}$ is active (low), the output drivers are enabled. When $\overline{\text{OE}}$ is high, all output drivers are turned OFF (blanked). $\overline{\text{OE}}$ has an internal pullup resistor.
$\overline{\text{OUT0}}$	5	O	Constant-current output
$\overline{\text{OUT1}}$	6	O	Constant-current output
$\overline{\text{OUT2}}$	7	O	Constant-current output
$\overline{\text{OUT3}}$	8	O	Constant-current output
$\overline{\text{OUT4}}$	9	O	Constant-current output
$\overline{\text{OUT5}}$	10	O	Constant-current output
$\overline{\text{OUT6}}$	11	O	Constant-current output
$\overline{\text{OUT7}}$	12	O	Constant-current output
$\overline{\text{OUT8}}$	13	O	Constant-current output
$\overline{\text{OUT9}}$	14	O	Constant-current output
$\overline{\text{OUT10}}$	15	O	Constant-current output
$\overline{\text{OUT11}}$	16	O	Constant-current output
$\overline{\text{OUT12}}$	17	O	Constant-current output
$\overline{\text{OUT13}}$	18	O	Constant-current output
$\overline{\text{OUT14}}$	19	O	Constant-current output
$\overline{\text{OUT15}}$	20	O	Constant-current output
R-EXT	23	I	Input used to connect an external resistor (R_{ext}) for setting output currents
SDI	2	I	Serial-data input to the Shift register

Table 5-1. Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
SDO	22	O	Serial-data output to the following SDI of next driver IC or to the microcontroller
VDD	24	—	Supply voltage

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Supply voltage	0	7	V
V _I	Input voltage	−0.4	V _{DD} + 0.4	V
V _O	Output voltage	−0.5	20	V
I _{OUT}	Output current		45	mA
I _{GND}	GND terminal current		750	mA
T _J	Operating virtual-junction temperature	−40	150	°C
T _{stg}	Storage temperature	−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{DD}	Supply voltage	3	5.5	V
V _O	Output voltage		17	V
V _{IH}	Input voltage	0.7 × V _{DD}	V _{DD} + 0.4	V
V _{IL}	Output voltage	GND	0.3 × V _{DD}	V
I _{OUT}	Output current	V _O ≥ 0.6 V	3	mA
		V _O ≥ 1.0 V		45
I _{OH}	High-level output current, source	−1		mA
I _{OL}	Low-level output current, sink	1		mA
T _A	Operating free-air temperature	−40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLC59025		
		DBQ (SSOP)	UNIT	
		24 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	Mounted on JEDEC 1-layer board (JESD 51-3), No airflow	99.8	°C/W
		Mounted on JEDEC 4-layer board (JESD 51-7), No airflow	61	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics for 3-V Input Voltage

V_{DD} = 3 V, T_A = –40°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{leak}	Output leakage current	V _{OH} = 17 V	T _A = 25°C			0.5	μA
			T _A = 125°C			2	
V _{OH}	High-level output voltage	SDO, I _{OL} = –1 mA		V _{DD} – 0.4			V
V _{OL}	Low-level output voltage	SDO, I _{OH} = 1 mA				0.4	V
I _{O(1)}	Output current 1	V _{OUT} = 0.6 V, R _{ext} = 1440 Ω			13		mA
	Output current error, die-die	I _{OL} = 13 mA, V _O = 0.6 V, R _{ext} = 1440 Ω, T _A = 25°C			±3%	±6%	
	Output current error, channel-to-channel	I _{OL} = 13 mA, V _O = 0.6 V, R _{ext} = 1440 Ω, T _A = 25°C			±1.5%	±5%	
I _{O(2)}	Output current 2	V _O = 0.8 V, R _{ext} = 720 Ω			26		mA
	Output current error, die-die	I _{OL} = 26 mA, V _O = 0.8 V, R _{ext} = 720 Ω, T _A = 25°C			±3%	±6%	
	Output current error, channel-to-channel	I _{OL} = 26 mA, V _O = 0.8 V, R _{ext} = 720 Ω, T _A = 25°C			±1.5%	±5%	
I _{OUT} vs V _{OUT}	Output current vs output voltage regulation	V _O = 1 V to 3 V, I _O = 13 mA			±0.1		%V
		V _{DD} = 3.0 V to 5.5 V, I _O = 13 mA to 45 mA			±1		
	Pullup resistance	\overline{OE}			500		kΩ
	Pulldown resistance	LE			500		kΩ
T _{sd}	Overtemperature shutdown ⁽¹⁾			150	175	200	°C
T _{hys}	Restart temperature hysteresis				15		°C
I _{DD}	Supply current	R _{ext} = Open			7	10	mA
		R _{ext} = 1440 Ω			9	12	
		R _{ext} = 720 Ω			11	13	
C _{IN}	Input capacitance	V _I = V _{DD} or GND, CLK, SDI, SDO, \overline{OE}				10	pF

(1) Specified by design

6.6 Electrical Characteristics for 5.5-V Input Voltage

$V_{DD} = 5.5\text{ V}$, $T_A = -40^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_{leak}	Output leakage current	$V_{OH} = 17\text{ V}$	$T_A = 25^\circ\text{C}$			0.5	μA
			$T_A = 125^\circ\text{C}$			2	
V_{OH}	High-level output voltage	SDO, $I_{OL} = -1\text{ mA}$		$V_{DD} - 0.4$			V
V_{OL}	Low-level output voltage	SDO, $I_{OH} = 1\text{ mA}$				0.4	V
$I_{O(1)}$	Output current 1	$V_{OUT} = 0.6\text{ V}$, $R_{ext} = 1440\ \Omega$		13			mA
	Output current error, die-die	$I_{OL} = 13\text{ mA}$, $V_O = 0.6\text{ V}$, $R_{ext} = 1440\ \Omega$, $T_A = 25^\circ\text{C}$		$\pm 3\%$		$\pm 6\%$	
	Output current error, channel-to-channel	$I_{OL} = 13\text{ mA}$, $V_O = 0.6\text{ V}$, $R_{ext} = 1440\ \Omega$, $T_A = 25^\circ\text{C}$		$\pm 1.5\%$		$\pm 5\%$	
$I_{O(2)}$	Output current 2	$V_O = 0.8\text{ V}$, $R_{ext} = 720\ \Omega$		26			mA
	Output current error, die-die	$I_{OL} = 26\text{ mA}$, $V_O = 0.8\text{ V}$, $R_{ext} = 720\ \Omega$, $T_A = 25^\circ\text{C}$		$\pm 3\%$		$\pm 6\%$	
	Output current error, channel-to-channel	$I_{OL} = 26\text{ mA}$, $V_O = 0.8\text{ V}$, $R_{ext} = 720\ \Omega$, $T_A = 25^\circ\text{C}$		$\pm 1.5\%$		$\pm 5\%$	
I_{OUT} vs V_{OUT}	Output current vs output voltage regulation	$V_O = 1\text{ V}$ to 3 V , $I_O = 26\text{ mA}$		± 0.1			%V
		$V_{DD} = 3.0\text{ V}$ to 5.5 V , $I_O = 13\text{ mA}$ to 45 mA		± 1			
	Pullup resistance	\overline{OE}		500			k Ω
	Pulldown resistance	LE		500			k Ω
T_{sd}	Overtemperature shutdown ⁽¹⁾			150	175	200	$^\circ\text{C}$
T_{hys}	Restart temperature hysteresis			15			$^\circ\text{C}$
I_{DD}	Supply current	$R_{ext} = \text{Open}$		9		11	mA
		$R_{ext} = 1440\ \Omega$		12		14	
		$R_{ext} = 720\ \Omega$		14		16	
C_{IN}	Input capacitance	$V_I = V_{DD}$ or GND, CLK, SDI, SDO, \overline{OE}				10	pF

(1) Specified by design

6.7 Power Dissipation Ratings

			MIN	MAX	UNIT
P_D	Power dissipation	Mounted on JEDEC 4-layer board (JESD 51-7), No airflow, $T_A = 25^\circ\text{C}$, $T_J = 125^\circ\text{C}$		1.6	W
		DBQ package			

6.8 Timing Requirements

V_{DD} = 3 V to 5.5 V (unless otherwise noted)

		MIN	MAX	UNIT
t _{w(L)}	LE pulse duration	15		ns
t _{w(CLK)}	CLK pulse duration	15		ns
t _{w(OE)}	\overline{OE} pulse duration	300		ns
t _{su(D)}	Setup time for SDI	3		ns
t _{h(D)}	Hold time for SDI	2		ns
t _{su(L)}	Setup time for LE	5		ns
t _{h(L)}	Hold time for LE	5		ns
f _{CLK}	Clock frequency	Cascade operation		30 MHz




Figure 6-1. Timing Diagram

6.9 Switching Characteristics for 3-V Input Voltage

$V_{DD} = 3\text{ V}$, $T_A = -40^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH1}	Low-to-high propagation delay time, CLK to $\overline{\text{OUTn}}$	$V_{IH} = V_{DD}$, $V_{IL} = \text{GND}$, $R_{\text{ext}} = 720\ \Omega$, $V_L = 4\ \text{V}$, $R_L = 88\ \Omega$, $C_L = 10\ \text{pF}$	30	45	60	ns
t_{PLH2}	Low-to-high propagation delay time, LE to $\overline{\text{OUTn}}$		30	45	60	ns
t_{PLH3}	Low-to-high propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		30	45	60	ns
t_{PLH4}	Low-to-high propagation delay time, CLK to SDO			30	40	ns
t_{PHL1}	High-to-low propagation delay time, CLK to $\overline{\text{OUTn}}$		40	65	100	ns
t_{PHL2}	High-to-low propagation delay time, LE to $\overline{\text{OUTn}}$		40	65	100	ns
t_{PHL3}	High-to-low propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		40	65	100	ns
t_{PHL4}	High-to-low propagation delay time, CLK to SDO			30	40	ns
$t_{w(\text{CLK})}$	Pulse duration, CLK		15			ns
$t_{w(\text{L})}$	Pulse duration LE		15			ns
$t_{w(\text{OE})}$	Pulse duration, $\overline{\text{OE}}$		300			ns
$t_{h(\text{D})}$	Hold time, SDI		2			ns
$t_{su(\text{D})}$	Setup time, SDI		3			ns
$t_{h(\text{L})}$	Hold time, LE		5			ns
$t_{su(\text{L})}$	Setup time, LE		5			ns
t_r	Rise time, CLK ⁽¹⁾				500	ns
t_f	Fall time, CLK ⁽¹⁾				500	ns
t_{or}	Rise time, outputs (off)		35	50	70	ns
t_{of}	Rise time, outputs (on)		15	50	120	ns
f_{CLK}	Clock frequency		Cascade operation			30

- (1) If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

6.10 Switching Characteristics for 5.5-V Input Voltage

$V_{DD} = 5.5\text{ V}$, $T_A = -40^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH1}	Low-to-high propagation delay time, CLK to $\overline{\text{OUTn}}$	$V_{IH} = V_{DD}$, $V_{IL} = \text{GND}$, $R_{\text{ext}} = 720\ \Omega$, $V_L = 4\text{ V}$, $R_L = 88\ \Omega$, $C_L = 10\text{ pF}$	20	35	55	ns
t_{PLH2}	Low-to-high propagation delay time, LE to $\overline{\text{OUTn}}$		20	35	55	ns
t_{PLH3}	Low-to-high propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		20	35	55	ns
t_{PLH4}	Low-to-high propagation delay time, CLK to SDO			20	30	ns
t_{PHL1}	High-to-low propagation delay time, CLK to $\overline{\text{OUTn}}$		15	28	42	ns
t_{PHL2}	High-to-low propagation delay time, LE to $\overline{\text{OUTn}}$		15	28	42	ns
t_{PHL3}	High-to-low propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		15	28	42	ns
t_{PHL4}	High-to-low propagation delay time, CLK to SDO			20	30	ns
$t_{w(\text{CLK})}$	Pulse duration, CLK		10			ns
$t_{w(L)}$	Pulse duration LE		10			ns
$t_{w(\text{OE})}$	Pulse duration, $\overline{\text{OE}}$		200			ns
$t_{h(D)}$	Hold time, SDI		2			ns
$t_{su(D)}$	Setup time, SDI		3			ns
$t_{h(L)}$	Hold time, LE		5			ns
$t_{su(L)}$	Setup time, LE		5			ns
t_r	Rise time, CLK ⁽¹⁾				500	ns
t_f	Fall time, CLK ⁽¹⁾				500	ns
t_{or}	Rise time, outputs (off)		25	45	65	ns
t_{of}	Rise time, outputs (on)		7	12	20	ns
f_{CLK}	Clock frequency		Cascade operation			30

- (1) If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

6.11 Typical Characteristics




Figure 6-2. CLK to $\overline{\text{OUT7}}$




Figure 6-3. $\overline{\text{OE}}$ to $\overline{\text{OUT1}}$




Figure 6-4. $\overline{\text{OE}}$ to $\overline{\text{OUT7}}$

7 Parameter Measurement Information




Figure 7-1. Test Circuit for Electrical Characteristics




Figure 7-2. Test Circuit for Switching Characteristics





Figure 7-3. Normal Mode Timing Waveforms

8 Detailed Description

8.1 Overview

The TLC59025 is a 16-channel LED driver designed for LED displays and LED lighting applications. The TLC59025 contains a 16-bit shift register and data latches, which convert serial input data into parallel output format. At the TLC59025 output stage, 16 regulated-current ports provide uniform and constant current for driving LEDs within a wide range of VF variations. Used in system design for LED display applications (for example, LED panels), the TLC59025 provides great flexibility and device performance. Users can adjust the output current from 3 mA to 45 mA through an external resistor, R_{EXT} , which gives flexibility in controlling the light intensity of LEDs. TLC59025 is designed for up to 17 V at the output port. The high clock frequency, 30 MHz, also satisfies the system requirements of high-volume data transmission.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Constant Current

In LED display applications, TLC59025 provides nearly no current variations from channel to channel and from IC to IC. While $I_{OUT} \leq 45$ mA, the maximum current skew between channels is less than $\pm 5\%$ and between ICs is less than $\pm 6\%$.

Note

When the TLC59025 is used in very low current applications, reduced current accuracy can be expected. For example, current accuracy is estimated to degrade to as much as $\pm 10\%$ when $I_{OUT} = 1.7$ mA.

8.4 Device Functional Modes

Table 8-1 lists the functional modes for the TLC59025.

Table 8-1. Truth Table in Normal Operation

CLK	LE	OE	SDI	OUT0... OUT15...	SDO
↑	H	L	Dn	Dn...Dn – 7...Dn – 15	Dn – 15
↑	L	L	Dn + 1	No change	Dn – 14
↑	H	L	Dn + 2	Dn + 2...Dn – 5...Dn – 13	Dn – 13
↓	X	L	Dn + 3	Dn + 2...Dn – 5...Dn – 13	Dn – 13
↓	X	H	Dn + 3	off	Dn – 13

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Turning on the LEDs

To turn on an LED connected to one of the outputs of the device, the output must be pulled low. To do this, the SDI signal must let the device know which outputs should be activated. Using the rising edge of CLK, the logic level of the SDI signal latches the desired state of each output into the shift register. Once this is complete, the LE signal must be toggled from low to high then back to low. Once /OE is pulled down, the corresponding outputs will be pulled low and the LEDs will be turned on. The below diagram shows outputs 0, 3, 4, 5, 10, 13, and 15 being activated.




Figure 9-1. Timing Diagram

9.2 Typical Application

This application shows how to calculate the output current for $\overline{\text{OUT0}}$ through $\overline{\text{OUT15}}$.




Figure 9-2. Typical Application Diagram

9.2.1 Design Requirements

For the following design procedure, the input voltage (V_{DD}) is between 3 V and 5.5 V.

9.2.2 Detailed Design Procedure

9.2.2.1 Adjusting Output Current

TLC59025 sets I_{OUT} based on the external resistor R_{EXT} . Users can follow the below formula to calculate the target output current $I_{OUT,target}$ in the saturation region:

$$I_{OUT,target} = (1.21 \text{ V} / R_{EXT}) \times 15.5$$

Where R_{EXT} is the external resistance connected between R-EXT and GND. Using this equation, the output current is calculated to be approximately 26 mA at 720 Ω and 13 mA at 1440 Ω .

9.2.3 Application Curve

The default relationship after power on between $I_{OUT,target}$ and R_{EXT} is shown in [Figure 9-3](#).




Figure 9-3. Default Relationship Curve Between $I_{OUT,target}$ and R_{ext} After Power Up

10 Power Supply Recommendations

The TLC59025 is designed to operate with a VDD range between 3 V and 5.5 V.

11 Layout

11.1 Layout Guidelines

The SDI, CLK, SDO, LE, and \overline{OE} signals should all be kept from potential noise sources.

All traces carrying power through the LEDs should be wide enough to handle necessary currents.

All LED current passes through the device and into the ground node. There must be a strong connection between the device ground and the circuit board ground.

11.2 Layout Example




Figure 11-1. Layout Recommendation

12 Device and Documentation Support

12.1 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.2 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.4 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC59025IDBQR	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLC59025I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC59025IDBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC59025IDBQR	SSOP	DBQ	24	2500	356.0	356.0	35.0

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
 - Falls within JEDEC MO-137 variation AE.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated