

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
A ₁ -A ₄	A Operand Inputs	1.0/1.0	20 μ A/ -0.6 mA
B ₁ -B ₄	B Operand Inputs	1.0/1.0	20 μ A/ -0.6 mA
S ₁ -S ₄	Function Select Inputs	1.0/1.0	20 μ A/ -0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ A/ -0.6 mA
\overline{MR}	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 μ A/ -0.6 mA
F ₁ -F ₄	Sum or Difference Outputs	50/33.3	-1 mA/20 mA

Functional Description

Each adder contains two edge-triggered flip-flops to store the sum and carry, as shown in the Logic Diagram. Flip-flop state changes occur on the rising edge of the Clock Pulse (CP) input signal. The Select (S) input should be LOW for the Add (A plus B) mode and HIGH for the Subtract (A minus B) mode. A LOW signal on the asynchronous Master Reset (\overline{MR}) input clears the sum flip-flop and resets the carry flip-flop to zero in the Add mode or presets it to one in the Subtract mode.

In the Subtract mode, the B operand is internally complemented. Presetting the carry flip-flop to one completes the twos complement transformation by adding one to "A plus \overline{B} " during the first (LSB) operation after \overline{MR} is released. For ones complement subtraction, the carry flip-flop can be set to zero by making S LOW during the reset, then making S HIGH after the reset but before the next clock.

Truth Table

Inputs*				Internal Carry		Output*	Function
\overline{MR}	S	A	B	C	C ₁	F	
L	L	X	X	L	L	L	Clear
L	H	X	X	H	H	L	
H	L	L	L	L	L	L	Add
H	L	L	L	H	L	H	
H	L	L	H	L	L	H	
H	L	L	H	H	H	L	
H	L	H	L	L	L	H	
H	L	H	L	H	H	L	
H	L	H	H	L	H	L	
H	H	L	L	L	L	H	Subtract
H	H	L	L	H	H	L	
H	H	L	H	L	L	L	
H	H	L	H	H	L	H	
H	H	H	L	L	H	L	
H	H	H	L	H	H	H	
H	H	H	H	L	L	H	
H	H	H	H	H	H	L	

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

* = Inputs before CP transition, output after C

C₁ = Carry flip-flop state before (C) and after (C₁) clock transition

Logic Diagram



TL/F/8531-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military	-55°C to +125°C
Commercial	0°C to +70°C

Supply Voltage

Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	V _{CC}	Conditions
			Min	Typ	Max			
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage					V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage					V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC}	2.5		V	Min	I _{OH} = -1 mA	
		74F 10% V _{CC}	2.5					
		74F 5% V _{CC}	2.7					
V _{OL}	Output LOW Voltage	54F 10% V _{CC}	0.5		V	Min	I _{OL} = 20 mA	
		74F 10% V _{CC}	0.5					
I _{IH}	Input HIGH Current	54F	20.0		μA	Max	V _{IN} = 2.7V	
		74F	5.0					
I _{BVI}	Input HIGH Current Breakdown Test	54F	100		μA	Max	V _{IN} = 7.0V	
		74F	7.0					
I _{CEX}	Output HIGH Leakage Current	54F	250		μA	Max	V _{OUT} = V _{CC}	
		74F	50					
V _{ID}	Input Leakage Test	74F	4.75		V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F	3.75		μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
I _{IL}	Input LOW Current		-0.6		mA	Max	V _{IN} = 0.5V	
I _{OS}	Output Short-Circuit Current		-60	-150	mA	Max	V _{OUT} = 0V	
I _{CCH}	Power Supply Current		68	92*	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current		68	92*	mA	Max	V _O = LOW	

*95 mA for 54F

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{MII}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min	Max		
f_{max}	Maximum Clock Frequency	70	100		65		70		MHz	2-1
t_{PLH}	Propagation Delay CP to F_n	3.5	6.0	8.0	3.0	10.0	3.5	9.0	ns	2-3
t_{PHL}	Propagation Delay CP to F_n	4.0	7.0	9.0	3.5	11.0	4.0	10.0		
t_{PHL}	Propagation Delay MR to F_n	5.5	9.0	12.0	5.0	14.0	5.5	13.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{MII}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max	Min	Max		
$t_s(\text{H})$	Setup Time, HIGH or LOW A_n to CP	15.0		17.5		15.0		ns	2-6
$t_s(\text{L})$	Setup Time, HIGH or LOW A_n to CP	15.0		17.5		15.0			
$t_h(\text{H})$	Hold Time, HIGH or LOW A_n to CP	0		0		0		ns	2-6
$t_h(\text{L})$	Hold Time, HIGH or LOW A_n to CP	0		0		0			
$t_s(\text{H})$	Setup Time, HIGH or LOW B_n or S_n to CP	15.0		17.5		15.0		ns	2-6
$t_s(\text{L})$	Setup Time, HIGH or LOW B_n or S_n to CP	15.0		17.5		15.0			
$t_h(\text{H})$	Hold Time, HIGH or LOW B_n or S_n to CP	0		0		0		ns	2-4
$t_h(\text{L})$	Hold Time, HIGH or LOW B_n or S_n to CP	0		0		0			
$t_w(\text{H})$	CP Pulse Width HIGH or LOW	6.0		7.0		6.0		ns	2-4
$t_w(\text{L})$	CP Pulse Width HIGH or LOW	6.0		7.0		6.0			
$t_w(\text{L})$	MR Width, LOW	6.0		6.5		6.0		ns	2-4
t_{rec}	Recovery Time, MR to CP	8.5		10.0		9.5		ns	2-6