

Dual N-Channel Enhancement-Mode Vertical DMOS FET

Features

- Dual N-channel devices
- Low threshold 2.0V max.
- High input impedance
- Low input capacitance 125pF max.
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

General Description

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

	Part Number	Package Option	Packing						
TD9944TG-G		8-Lead SOIC	2000/Reel						
	0. 45 - 45 - 45 - 45 (Bt) (5 - 45 - 45 - 45 - 45 - 45 - 45 - 45 -								

⁻G denotes a lead (Pb)-free / RoHS compliant package.

Product Summary

BV _{DSS} /BV _{DGS}	R _{DS(ON)}	l _{D(ON)}	V _{GS(th)}		
	(max)	(min)	(max)		
240V	6.0Ω	1.0A	2.0V		

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Typical Thermal Resistance

Package	$oldsymbol{ heta}_{j_{oldsymbol{a}}}$				
TO-243AA (SOT-89)	133°C/W				

Note:

Mounted on FR5 Board, 25mm x 25mm x 1.57mm

Pin Configuration



8-Lead SOIC

Product Marking



YY = Year Sealed WW = Week Sealed = "Green" Packaging

Package may or may not include the following marks: Si or



8-Lead SOIC


Electrical Characteristics (*T_A* = 25°C unless otherwise specified)

Sym	Parameter	Min Typ Max		Units	Conditions			
BV _{DSS}	Drain-to-source breakdown voltage	240	-	-	V	$V_{GS} = 0V, I_D = 2.0 \text{mA}$		
$V_{\rm GS(th)}$	Gate threshold voltage	0.6	ı	2.0	V	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$		
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with temperature	-	ı	-5.0	mV/°C	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$		
I _{GSS}	Gate body leakage	-	ı	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$		
		-	-	10	μA	$V_{GS} = 0V, V_{DS} = Max Rating$		
l _{DSS}	Zero gate voltage drain current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0$ V, $T_{A} = 125$ °C		
	ON state due in suggest		1.9	-	Α	$V_{GS} = 4.5V, V_{DS} = 25V$		
D(ON)	ON-state drain current	1.0	2.8	-	A	$V_{GS} = 10V, V_{DS} = 25V$		
D	Static drain-to-source on-state resistance	-	4.0	6.0	Ω	$V_{GS} = 4.5V, I_{D} = 250mA$		
R _{DS(ON)}	Static dialit-to-source off-state resistance	-	4.0	6.0	12	$V_{GS} = 10V, I_{D} = 0.5A$		
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature Forward transductance		-	1.4	%/°C	$V_{GS} = 10V, I_{D} = 0.5A$		
G _{FS}			600	-	mmho	$V_{DS} = 20V, I_{D} = 0.5A$		
C _{ISS}	Input capacitance	-	65	125		V _{GS} = 0V,		
C _{oss}	Common source output capacitance	-	35	70	pF	$V_{DS} = 25V$,		
C _{RSS}	Reverse transfer capacitance	-	10	25		f = 1.0MHz		
t _{d(ON)}	Turn-on delay time	-	-	10				
t _r	Rise time	-	-	10		$V_{DD} = 25V,$ $I_{D} = 1.0A,$		
t _{d(OFF)}	Turn-off delay time	-	-	20	ns	$R_{GEN} = 25\Omega$		
t _f	Fall time	-	-	20		GEN		
V _{SD}	Diode forward voltage drop	-	-	1.8	V	V _{GS} = 0V, I _{SD} = 1.0A		
t _{rr}	Reverse recovery time		300	-	ns	V _{GS} = 0V, I _{SD} = 1.0A		


Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit





Typical Performance Curves

















Typical Performance Curves (cont.)








8-Lead SOIC (Narrow Body) Package Outline (TG)

4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	I	Α	A1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			0 º	5 °
Dimension (mm)	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC	-	-	1.04 REF	0.25 BSC	-	-
()	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27			8 º	15°

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version 1041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.