

General Description

The MAX2822 single-chip transceiver is designed for 802.11b (11Mbps) applications operating in the 2.4GHz to 2.5GHz ISM band. The transceiver includes all the circuitry required to implement an 802.11b RF-to-baseband transceiver solution, including the power amplifier, transmit/receive switch, and 50Ω matching. The fully integrated receive path, transmit path, VCO, frequency synthesis, and baseband/control interface provide all the required active RF circuitry. Only a small number of passive components are needed to form the complete radio front-end solution.

The IC eliminates the need for external IF SAW and RF image-reject filters by utilizing a direct-conversion radio architecture and monolithic baseband filters for both receiver and transmitter. It is specifically optimized for 802.11b (11Mbps CCK) and 22Mbps PBCC™ applications. The baseband filtering and Rx and Tx signal paths support the CCK modulation scheme for BER = 10-5 at the required sensitivity levels.

The transceiver is suitable for the full range of 802.11b data rates (1Mbps, 2Mbps, 5.5Mbps, and 11Mbps) as well as the higher-rate 22Mbps PBCC standard. The MAX2822 is available in the very small 7mm x 7mm 48 lead QFN or thin QFN packages. The small solution size makes it ideal for small form-factor 802.11b applications such as PDAs, SmartPhones, and embedded modules.

Applications

802.11b PDAs and SmartPhones 802.11b Embedded Modules 802.11b PC Cards, Mini-PCI Cards

Features

- ♦ **2.4GHz to 2.5GHz ISM Band Operation**
- ♦ **802.11b (11Mbps CCK and 22Mbps PBCC) PHY Compatible**
- ♦ **Integrated +17dBm PA**
- ♦ **Integrated PA Power Detector**
- ♦ **Integrated Transmit/Receive Switch**
- ♦ **Complete RF-to-Baseband Transceiver Direct Up/Down Conversion Monolithic Low-Phase-Noise VCO Integrated Baseband Lowpass Filters Integrated PLL with 3-Wire Serial Interface Digital Bias Control for PA Transmit Power Control Receive Baseband AGC Complete Baseband Interface Digital Tx/Rx Mode Control**
- ♦ **-95dBm Rx Sensitivity at 1Mbps**
- ♦ **-85dBm Rx Sensitivity at 11Mbps**
- ♦ **Single +2.7V to +3.0V Supply**
- ♦ **2µA Shutdown Mode**
- ♦ **Very Small 48-Pin QFN Package**

Ordering Information

Pin Configuration/Functional Diagram appears at end of data sheet.

PBCC is a trademark of Texas Instruments, Inc.

MAXIM

__ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(MAX2822 EV kit: V_{CC} = +2.7V to +3.0V, RF_GAIN = V_{IH}, 0V ≤ V_{TX_GC} ≤ +2.0V, 0V ≤ V_{RX_AGC} ≤ +2.0V, R_{BIAS} = 12kΩ, no input signals at RF and baseband inputs, RF I/O terminated into 50Ω though a 2:1 balun, receiver baseband outputs are open, transmitter baseband inputs biased at +1.2V, registers set to default power-up settings, TA = -40°C to +85°C, unless otherwise noted. Typical values are for $V_{CC} = +2.7V$, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

DC ELECTRICAL CHARACTERISTICS (continued)

(MAX2822 EV kit: V_{CC} = +2.7V to +3.0V, RF_GAIN = V_{IH}, 0V ≤ V_{TX} GC ≤ +2.0V, 0V ≤ V_{RX_AGC} ≤ +2.0V, R_{BIAS} = 12kΩ, no input signals at RF and baseband inputs, RF I/O terminated into 50Ω though a 2:1 balun, receiver baseband outputs are open, transmitter baseband inputs biased at +1.2V, registers set to default power-up settings, TA = -40°C to +85°C, unless otherwise noted. Typical values are for $V_{CC} = +2.7V$, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

AC ELECTRICAL CHARACTERISTICS—RECEIVE MODE

(MAX2822 EV kit: V_{CC} = +2.7V to +3.0V, f_{RF} and f_{LO} = 2400MHz to 2499MHz, f_{OSC} = 22MHz or 44MHz, receive baseband output levels = 500mVP-P, VSHDNB = VRX_ON = VIH, VTX_ON = VIL, VCSB = VIH, VSCLK = VDIN = VIL, VRF_GAIN = VIH, 0V ≤ VRX_AGC ≤ +2.0V, RBIAS = 12kΩ, ICP = +2mA, BWPLL = 45kHz, registers set to default power-up settings, TA = +25°C, unless otherwise noted. Typical values are for V_{CC} = +2.7V, f_{LO} = 2437MHz, f_{OSC} = 22MHz, unless otherwise noted.) (Note 2)

AC ELECTRICAL CHARACTERISTICS—RECEIVE MODE (continued)

(MAX2822 EV kit: V_{CC} = +2.7V to +3.0V, f_{RF} and f_{LO} = 2400MHz to 2499MHz, f_{OSC} = 22MHz or 44MHz, receive baseband output l evels = 500mVp-p, VSHDNB = VRX $ON = VIH$, VTX $ON = VIL$, VCSB = VIH, VSCLK = VDIN = VIL, VRF GAIN = VIH, 0V ≤ VRX AGC ≤ +2.0V, RBIAS = 12kΩ, ICP = +2mA, BWPLL = 45kHz, registers set to default power-up settings, T_A = +25°C, unless otherwise noted. Typical values are for $V_{CC} = +2.7V$, f_{LO} = 2437MHz, f_{OSC} = 22MHz, unless otherwise noted.) (Note 2)

AC ELECTRICAL CHARACTERISTICS—TRANSMIT MODE

(MAX2822 EV kit, characteristics relative to RFP/RFN: V_{CC} = +2.7V to +3.0V, f_{RF} and f_{LO} = 2400MHz to 2499MHz, f_{OSC} = 22MHz or 44MHz, transmit baseband input signal: 500mVP-P at 5.5MHz, VSHDNB = VRX_ON = VIL, VTX ON = VIH, VCSB = VIH, VSCLK = VDIN = V_{IL} , V_{RF} GAIN = V_{IH}, 0V ≤ V_{TX} AGC ≤ +2.0V, R_{BIAS} = 12kΩ, ICP = +2mA, BW_{PLL} = 45kHz, baseband inputs DC biased to +1.2V, registers set to default power-up settings, measurements taken within 1s of TXON rising edge, $TA = +25^{\circ}C$, unless otherwise noted. Typical values are for $VC = +2.7V$, $f_{LO} = 2437 MHz$, $f_{OSC} = 22 MHz$, unless otherwise noted.) (Note 2)

AC ELECTRICAL CHARACTERISTICS—TRANSMIT MODE (continued)

(MAX2822 EV kit, characteristics relative to RFP/RFN: V_{CC} = +2.7V to +3.0V, f_{RF} and f_{LO} = 2400MHz to 2499MHz, f_{OSC} = 22MHz or 44MHz, transmit baseband input signal: 500mVP-P at 5.5MHz, VSHDNB = VRX ON = VIL, VTX ON = VIH, VCSB = VIH, VSCLK = VDIN = VIL, VRF GAIN = VIH, 0V ≤ VTX AGC ≤ +2.0V, RBIAS = 12kΩ, ICP = +2mA, BWPLL = 45kHz, baseband inputs DC biased to +1.2V, registers set to default power-up settings, measurements taken within 1s of TXON rising edge, $T_A = +25^{\circ}C$, unless otherwise noted. Typical values are for V_{CC} = +2.7V, f_{LO} = 2437MHz, f_{OSC} = 22MHz, unless otherwise noted.) (Note 2)

AC ELECTRICAL CHARACTERISTICS—SYNTHESIZER

(MAX2822 EV kit: V_{CC} = +2.7V to +3.0V, fRF and fLO = 2400MHz to 2499MHz, fOSC = 22MHz or 44MHz, SHDNB = VIH, CSB = VIH, $R_{B|AS} = 12k\Omega$, $C_{CP} = +2mA$, $B W_{PLL} = 45kHz$, registers set to default power-up settings, $T_A = +25\degree C$, unless otherwise noted. Typical values are for V_{CC} = +2.7V, f_{LO} = 2437MHz, f_{OSC} = 22MHz, unless otherwise noted.) (Note 2)

MAXM

AC ELECTRICAL CHARACTERISTICS—SYSTEM TIMING

(MAX2822 EV kit: V_{CC} = +2.7V to +3.0V, f_{RF} and f_{LO} = 2400MHz to 2499MHz, f_{OSC} = 22MHz or 44MHz, SHDNB = V_{IH}, CSB = V_{IH}, $R_{B|AS}$ = 12k Ω , I_{CP} = +2mA, BW_{PLL} = 45kHz, registers set to default power-up settings, T_A = +25°C, unless otherwise noted. Typical values are for V_{CC} = +2.7V, f_{LO} = 2437MHz, f_{OSC} = 22MHz, unless otherwise noted.) (Note 2)

AC ELECTRICAL CHARACTERISTICS—SERIAL INTERFACE TIMING

(MAX2822 EV kit: V_{CC} = +2.7V to +3.0V, registers set to default power-up settings, $T_A = +25$ °C, unless otherwise noted.) (Note 2)

Note 1: Parameters are production tested at +25°C only. Min/max limits over temperature are guaranteed by design and characterization.

Note 2: Guaranteed by design and characterization.

Note 3: Defined as the baseband differential RMS output voltage divided by the RMS input voltage (at the RF balun input).

Note 4: Specification excludes the loss of the external balun. The external balun loss is typically ~0.5dB.

Note 5: CCK interferer at 25MHz offset. Desired signal equals -73dBm. Interferer amplitude increases until baseband output from interferer is 10dB below desired signal. Adjacent channel rejection = PINTERFERER - PDESIRED .

Note 6: Measured at balun input. Two CW tones at -43dBm with 15MHz and 25MHz offset from the MAX2822 channel frequency. IP3 is computed from 5MHz IMD3 product measured at the Rx I/Q output.

Note 7: Two CW interferers at -38dBm with 24.5MHz and 25.5MHz offset from the MAX2822 channel frequency. IP2 is computed from the 1MHz IMD2 product measured at the RX I/Q output.

Note 8: VTXGC adjusted for +16.5dBm output power; adjacent and alternate channel power relative to the desired signal. Power measured with 100kHz video BW and 100kHz resolution BW.

Note 9: CW tone at 2.25MHz offset from carrier with VTXGC set for maximum modulated POUT at -30dBc/-50dBc (ADJ/ALT) ACPR limits. Unwanted sideband refers to suppressed image resulting from I/Q baseband input tones.

Note 10:Relative amplitude of reference spurious products appearing in the Tx RF output spectrum relative to a CW tone at 2.25MHz offset from the LO.

Note 11:Time required to reprogram the PLL, change the operating channel, and wait for the operating channel center frequency to settle within ± 10 kHz of the nominal (final) channel frequency.

MAX2822

SUPPLY CURRENT vs. TEMPERATURE SUPPLY CURRENT vs. SUPPLY VOLTAGE SUPPLY CURRENT vs. TX OUTPUT POWERMAX2822 toc02 100 MAX2822 toc01 260 100 240 260 RX INA RX, LNA TRACES END AT LINEARITY RX, LNA 90 RX, LNA 250 90 250 HIGH GAIN HIGH GAIN LOW GAIN LIMITS (-30dBc/-50dBc) 220 LOW GAIN 80 240 80 240 200 RX AND STBY ICC (mA) $\widehat{\epsilon}$ 70 RX AND STBY ICC (mA) 230 230 $\vert \cdot \vert$ 70 ↸ $\frac{6}{5}$ 60 180 +17dBm APPLICATION 220 \widetilde{P} 220 \widehat{A} TX ICC (mA) TX ICC (mA) 60 ICC (mA) TX, FIXED, $P_{OUT} = +17dBr$ **YAD STBY** \leq $\overline{8}$ 210 50 210 160 50 TX (P_{OUT} = \geq $\frac{1}{2}$ × 200 40 200 40 140 $\check{\approx}$ 30 \mathbb{E} ₃₀ 190 190 120 20 180 20 180 .
STBY **STBY** 170 170 100 10 10 80 0 160 0 160 2.75 2.80 2.85 2.90 2.95 3.00 2.70 -40-30-20-10 0 10 20 30 40 50 60 70 80 90 -2 0 2 4 6 8 10 12 14 16 18 -4 20 TEMPERATURE (°C) OUTPUT POWER (dBm) V_{CC} (V) RECEIVER GAIN vs. GAIN-CONTROL VOLTAGE RECEIVER VOLTAGE GAIN vs. FREQUENCY110 40 50 MAX2822 toc04 $V_{OUT} = 500mV_{P-P}$ MAX2822 toc05 HIGH-GAIN LNA 100 45 $f_{BB} = 1MHz$ 35 LOW-GAIN LNA $f_{LO} = 2437 MHz$ 90 40 RX GAIN, HIGH-GAIN LNA (dB) RX GAIN, HIGH-GAIN LANG ARA 30 80 35 NOISE FIGURE (dB) NOISE FIGURE (dB) 70 25 30 60 $V_{RX\,\, AGC} = 2.0V$ LNA LOW GAIN 20 25 50 20 40 15 15 30 10 LNA HIGH GAIN 10 20 OW-GAIN LNA 5 5 10 Ω $_{0}^{\circ}$ L $\overline{0}$ 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2400 2420 2460 2480 2500 VRX_AGC (V) FREQUENCY (MHz) RECEIVER BLOCKER REJECTION RECEIVER BLOCKER REJECTION vs. RF FREQUENCY vs. CARRIER OFFSET 10 0 10 MAX2822 toc07 MAX2822 toc08 LO/3 0 -10 0 -10 (IIII INTERFERER LEVEL (dBm) -20 INTERFERER LEVEL (dBm -10 -20 $RX_1K = V_{IH}$ 2LO/3 -30 -30 -20 ТИШ -40

OFFSET FROM CARRIER (MHz)

15 20 25 30 35 40 45

 $GAIN = 80dB$ PINT (MAX) FOR SNR DEGRADED TO 10dB $(PER = 8%)$

10 15 20 25 30 35 40 45 50

-70 -60 -50

-80

Typical Operating Characteristics

(MAX2822 EV kit, V_{CC} = +2.7V, f_{BB} = 1MHz, f_{LO} = 2437MHz, receive baseband outputs = 500mVp-p, transmit baseband inputs = 400mVP-P, ICP = +2mA, BWPLL = 45kHz, differential RF input/output matched to 50Ω through a balun, baseband input biased at +1.2V, registers set to default power-up settings, $TA = +25^{\circ}C$, unless otherwise noted.)

RECEIVER GAIN (dB) RECEIVER GAIN (dB)

+12dBm APPLICATION

m APPLICATION

MAX2822 toc03

RECEIVER FILTER RESPONSE (1kHz TO 1MHz)

MAXIM

Typical Operating Characteristics (continued)

 $(MAX2822$ EV kit, $V_{CC} = +2.7V$, $f_{BB} = 1$ MHz, $f_{LO} = 2437$ MHz, receive baseband outputs = 500mVp-p, transmit baseband inputs = 400mVP-P, ICP = +2mA, BWPLL = 45kHz, differential RF input/output matched to 50Ω through a balun, baseband input biased at +1.2V, registers set to default power-up settings, $TA = +25^{\circ}C$, unless otherwise noted.)

Typical Operating Characteristics (continued)

(MAX2822 EV kit, V_{CC} = +2.7V, f_{BB} = 1MHz, f_{LO} = 2437MHz, receive baseband outputs = 500mVp-p, transmit baseband inputs = 400mVP-P, ICP = +2mA, BWPLL = 45kHz, differential RF input/output matched to 50Ω through a balun, baseband input biased at +1.2V, registers set to default power-up settings, $T_A = +25^{\circ}C$, unless otherwise noted.)

TIME (μs)

0 2 4 6 8 10 12 14 16 18 20

/VI *A* XI /VI

OUTPUT POWER (dBm)

2 4 6 8 10 12 14 16 18 0 20

10 __

 $TIME (µs)$

0 40 80 120 160 200 240 280 320 360 400

Pin Configuration/Functional Diagram

MAX2822

Pin Description

SPI and QSPI are trademarks of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor Corp.

Pin Description (continued)

Pin Description (continued)

Table 1. Operating Mode Truth Table

Detailed Description

Operating Modes

The MAX2822 has four primary modes of operation: shutdown, standby, receive active, and transmit active. The modes are controlled by the digital inputs SHDNB, TX ON, and RX ON. Table 1 shows the operating mode vs. the digital mode-control inputs.

Shutdown Mode

Shutdown mode is enabled by driving SHDNB low. In shutdown mode, all circuit blocks are powered down, except for the serial interface circuitry. While the device is in shutdown, the serial interface registers can still be loaded by applying V_{CC} to the digital supply voltage (VCC_DIG). All previously programmed register values are preserved during the shutdown mode, as long as VCC_DIG is applied.

Standby Mode

Standby mode is achieved by driving SHDNB high, and RX ON and TX ON low. In standby mode, the PLL, VCO, LO generation circuitry, and filter autotuner are powered on by default. The standby mode is intended to provide time for the slower-settling circuitry (PLL and autotuner) to turn on and settle to the correct frequency before making Rx or Tx active. The 3-wire serial interface is active and can load register values at any time. Refer to the serial interface specifications for details.

Receive Mode

Receive mode is enabled by driving SHDNB high, RX ON high, and TX ON low. In receive mode, all receive circuit blocks are powered on and all VCO, PLL, and autotuner circuits are powered on. None of the transmit path blocks are active in this mode. Although the receiver blocks turn on quickly, the DC offset nulling requires ~10µs to settle. The receiver signal path is ready ~10µs after a low-to-high transition on RX_ON.

Transmit Mode

Transmit mode is enabled by driving the digital inputs SHDNB high, RX_ON low, and TX_ON high. In transmit mode, all transmit circuit blocks are powered on and all VCO, PLL, and autotuner circuits are powered on. None of the receive path blocks are active in this mode. Although the transmitter blocks turn on quickly, the baseband DC offset calibration requires ~2.2µs to complete. In addition, the Tx driver amplifier is ramped from the low-gain state (minimum RF output) to highgain state (peak RF output) over the next 1µs to 2µs. Also, the LO takes a few microseconds after TX_ON rises to resettle. The transmit signal path is ready ~5µs after a low-to-high transition on TX_ON.

Programmable Registers

The MAX2822 contains programmable registers to control various modes of operation for the major circuit blocks. The registers can be programmed through the 3-wire SPI/QSPI/MICROWIRE-compatible serial port. The MAX2822 includes five programmable registers:

- 1) Block-enable register
- 2) Synthesizer register
- 3) Channel frequency register
- 4) Receiver settings register
- 5) Transmitter settings register

Each register consists of 16 bits. The four most significant bits (MSBs) are the register's address. The twelve least significant bits (LSBs) are used for register data. Table 2 summarizes the register configuration. A detailed description of each register is provided in Tables 4–8.

Data bits are shifted in the MSB first. The data sent to the MAX2822, in 16-bit words, is framed by CSB. When CSB is low, the clock is active and data is shifted with the rising edge of the clock. When CSB transitions to high, the shift register is latched into the register selected by the contents of the address bits. Only the last 16 bits shifted into the MAX2822 are retained in the shift register. No check is made on the number of clock pulses. Figure 1 documents the serial interface timing for the MAX2822.

Pow er-Up Default States

The MAX2822 provides power-up loading of default states for each of the registers. The states are loaded on a VCC_DIG supply voltage transition from 0V to V_{CC}. The default values are retained until reprogrammed through the serial interface or the power-supply voltage is taken to 0V. The default state of each register is described in Table 3. **Note:** Putting the IC in shutdown mode does not change the contents of the programming registers.

Block-Enable Register

The block-enable register permits individual control of the enable state for each major circuit block in the MAX2822. The actual enable condition of the circuit block is a logical function of the block-enable bit setting and other control input states. Table 4 documents the logical definition of state for each major circuit block.

Synthesizer Register

The synthesizer register (SYNTH) controls the reference frequency divider and charge-pump current of the PLL. See Table 5 for a description of the bit settings.

Channel Frequency Register

The channel frequency register (CHANNEL) sets the RF carrier frequency for the MAX2822. The channel is programmed as a number from 0 to 99. The actual frequency is 2400 + channel in MHz. The default setting is 37 for 2437MHz. See Table 6 for a description of the bit settings.

Figure 1. MAX2822 Serial Interface Timing Diagram

MAX2822

Receiver Settings Register

The receiver settings register (RECEIVE) controls the receive filter -3dB corner frequency and VGA DC offset nulling parameters. The defaults are intended to provide proper operation. However, the filter frequency and detector can be modified if desired. Do not reprogram VGA DC offset nulling parameters. These settings were optimized during development. See Table 7 for a description of the bit settings.

Transmitter Settings Register

The transmitter settings register (TRANSMIT) provides a 6-bit digital control of the PA bias and 1-bit enable for the transmit power detector. Bits D0:D3 control the PA output stage bias current (0000 lowest, 1111 highest) and PA driver stage bias current (00 lowest, 11 highest). The appropriate values vs. target output power are given in Table 9. The detector enable bit allows independent turn-on of the detector for testing purposes.

Table 2. Programming Register Definition Summary

 $X = Don't care.$

Table 3. Register Power-Up Defaults States

Table 4. Block-Enable Register (ENABLE)

Table 5. Synthesizer Settings Register (SYNTH)

Table 6. Channel Frequency Register (CHANNEL)

MAX2822

Table 7. Receiver Settings Register (RECEIVE)

ADDRESS DATA BIT CONTENT DEFAULT DESCRIPTION D11:D4 — | 11111111 | Must be 11111111 for proper operation D3 \vert \vert \vert \vert \vert 0 \vert Must be 0 for proper operation 0 1 0 0 D2:D0 | BW(2:0) | 010 Receive Filter -3dB Frequency Select (frequencies are approximate): $• 000 = 8.5 MHz$ $001 = 8.0$ MHz $010 = 7.5$ MHz $011 = 7.0$ MHz $• 100 = 6.5 MHz$ $101 = 6.0$ MHz

Table 8. Transmit Settings Register (TRANSMIT)

ADDRESS	DATA BIT	CONTENT	DEFAULT	DESCRIPTION
0101	D11:D7	X	X	Reserved
	D ₆	DE	0	Transmit Power-Detector Enable
	D5:D4	D(1:0)	10	PA Predriver Bias: 11 = Highest predriver bias . $00 =$ Lowest predriver bias
	D3:DO	PA(3:0)	1101	PA Bias Select: 1111 = Highest PA bias ٠ . $0000 =$ Lowest PA bias \bullet

Applications Information

RF I/O and Tx/Rx Sw itching

The MAX2822 completely integrates the power amplifier, low-noise amplifier, transmit/receive (Tx/Rx) switch, as well as all matching components, to allow direct connection to the antenna through a balun or combination balun/filter. This single RF interface (RFP and RFN) is internally matched to form a 100Ω balanced port—no additional components are required to impedancematch the I/O. Most applications employ a 100 Ω balanced to 50 Ω single-ended RF bandpass filter between the RF port and the antenna.

Receive Path

LNA

Given the LNA input is internally matched to 100 Ω differential, it is important that the differential pair from RFP/RFN to the RF BPF be an identical pair of transmission lines to present a 100 Ω differential impedance to the balun. Identical line layout on the differential input traces is important in maintaining good IP2 performance and RF common-mode noise rejection.

The MAX2822 has two LNA gain modes that are digitally controlled by the logic signal applied to RF_GAIN. RF GAIN high enables the high-gain mode, and RF GAIN low enables the low-gain mode. The LNA gain step is nominally 32dB. In most applications, RF GAIN is connected directly to a CMOS output of the baseband IC, and the baseband IC controls the state of the LNA gain based on the detected signal amplitude.

Receiver Baseband Lowpass Filtering

The MAX2822 on-chip receive lowpass filters provide the steep filtering necessary to attenuate the out-ofband (> 11MHz) interfering signals to sufficiently low levels to preserve receiver sensitivity. The filter frequency response is precisely controlled on-chip and does not require user adjustment. However, a provision is made to permit the -3dB corner frequency and entire response to be slightly shifted up or down in frequency. This is intended to offer some flexibility in trading off adjacent channel rejection vs. passband distortion. The filter -3dB frequency is programmed through the serial interface. The specific bit setting vs. -3dB frequency is shown in Table 7. The typical receive baseband filter gain vs. frequency profile is shown in the Typical Operating Characteristics. Default filter settings are optimal (-3dB corner at 7.5MHz)—this provides the best trade-off between noise filtering and baseband distortion to obtain best receive sensitivity. No user adjustment is required.

Receive Gain Control

The MAX2822 receive path gain is varied through an external voltage applied to the pin RX_AGC. Maximum gain is at VRX AGC = 0V and minimum gain is at $V_{RX \, AGC}$ = 2V. The RX AGC input is a high-impedance analog input designed for direct connection to the RX_AGC DAC output of the baseband IC. The gaincontrol range, which is continuously variable, is typically 70dB. The gain-control characteristic is shown in the Typical Operating Characteristics Receiver Voltage Gain vs. Gain-Control Voltage graph and again as a full-page plot in Figure 2.

Some local noise filtering through a simple RC network at the input is permissible. However, the time constant of this network should be kept sufficiently low to not limit the desired response time of the Rx gain-control function.

Receiver Baseband Amplifier Outputs

The MAX2822 receiver baseband outputs (RX_BBIP, RX BBIN, RX BBQP, and RX BBQN) are differential low-impedance buffer outputs. The outputs are designed to be directly connected (DC-coupled) to the in-phase (I) and quadrature-phase (Q) ADC inputs of the baseband IC. The Rx I/Q outputs are internally biased to +1.2V common-mode voltage. The outputs are capable of driving loads up to $5k\Omega \parallel 5pF$ with the full bandwidth baseband signals at a differential amplitude of 500mV_{P-P}.

Proper board layout is essential to maintain good balance between I/Q traces. This provides good quadrature phase accuracy.

Transmit Path

Transmitter Baseband Inputs

The MAX2822 transmitter baseband inputs (TX_BBIP, TX_BBIN, TX_BBQP, and TX_BBQN) are high-impedance differential analog inputs. The inputs are designed to be directly connected (DC-coupled) to the in-phase (I) and quadrature-phase (Q) DAC outputs of the baseband IC. The inputs must be externally biased to +1.2V common-mode voltage. Typically, the DAC outputs are current outputs with external resistor loads to ground. I and Q are driven by a 400mVP-P (nominal) differential baseband signal.

Proper board layout is essential to maintain good balance between I/Q traces. This provides good quadrature phase accuracy by maintaining equal parasitic capacitance on the lines. In addition, it is important not to expose the Tx I/Q circuit board traces going from the digital baseband IC to the MAX2822. The lines should be shielded on an inner layer to prevent coupling of RF to these Tx I/Q inputs and possible envelope demodulation of the RF signal.

Transmit Path Baseband Lowpass Filtering The MAX2822 on-chip transmit lowpass filters provide the filtering necessary to attenuate the unwanted higherfrequency spurious signal content that arises from the DAC clock feedthrough and sampling images. In addition, the filter provides additional attenuation of the second sidelobe of signal spectrum. The filter frequency response is set on-chip. No user adjustment or programming is required. The Typical Gain vs. Frequency profile is shown in the Typical Operating Characteristics.

Transmitter DC Offset Calibration

In a zero-IF system, the DC offset of the Tx baseband signal path must be reduced to as near zero as possible to minimize LO leakage at the RF output. Given that the amplifier stages, baseband filters, and Tx DAC possess some finite DC offset that is too large for the required LO leakage specification, it is necessary to null the DC offset. The MAX2822 accomplishes this through an on-chip calibration sequence. During this sequence, the net Tx baseband signal path offsets are sampled and cancelled in the baseband amplifiers. This calibration occurs in the first \sim 2.2 μ s after TX ON is taken high. The calibration corrects for any DC offset from the DAC, but this DC offset must not change after this cal sequence. Be sure the DAC outputs are set to zero state before taking TX_ON high.

MAXIM

Figure 2. Receiver Gain vs. VRX AGC

__ 21

Figure 3. Transmitter Gain vs. VTX_GC

MAXM

MAX2822

The DC offset circuitry uses a sample-and-hold technique to accomplish this DC offset nulling. Over time (many seconds), the sample-and-hold storage cap slowly discharges, causing the DC value at the Tx BB to slowly increase, and the LO level in the RF output to slowly increase. This can be seen on the bench during evaluation, when the transceiver is left in Tx mode for more than 30 to 60 seconds. Even under worst-case conditions, however, the DC null value changes very little during the longest 802.11b Tx burst of 20ms—LO suppression in 802.11b applications always remains around the -30dBc typical level specified in the Electrical Characteristics table.

Transmit Gain Control

The transmit gain-control input provides a direct analog control over the transmit path gain. The transmit gain of the MAX2822 is controlled by an external voltage at pin TX GC. The typical gain-control characteristic is provided in the Typical Operating Characteristics Transmitter Gain Control vs. Gain-Control Voltage graph and again as a full-page plot in Figure 3. The input is a high-impedance analog input designed to directly connect to the DAC output of the baseband IC. Some local noise filtering through a simple RC network at the input is permissible. However, the time constant of this network should be kept sufficiently low so the desired response time of the Tx gain-control function is not limited.

During the Tx turn-on sequence, internally the gain is set at the minimum while the Tx baseband offset calibration is taking place. The RF output is effectively blanked for the first 2.2µs after TX ON is taken high. After 2.2µs, the blanking is released, and the gain-control amplifier ramps to the gain set by the external voltage applied to the TX_GC input.

Pow er Amplifier

The MAX2822 provides two programmable analog current sources for internally biasing the on-chip RF power amplifier and the PA predriver. The PA predriver current is controlled by two bits in the TRANSMIT control register (TRANSMIT:D5, D4). The value of the PA bias current is determined by four bits (TRANSMIT:D3–D0). This programmability permits optimizing of the power amplifier idle current based on the output power level of the PA. See Table 8 for a description of the TRANSMIT control bits, and the corresponding PA predriver and PA bias currents. These two bias current settings significantly affect both efficiency and linearity. They should be chosen based on the target output power for the application. Table 9 shows the recommended register settings for three target output powers.

Synthesizer

Channel Frequency and Reference Frequency

The synthesizer/PLL channel frequency and reference settings establish the divider/counter settings in the integer-N synthesizer of the MAX2822. Both the channel frequency and reference divider are programmable through the serial interface. The channel frequency is programmed as a channel number 0 to 99 to set the carrier frequency to 2400MHz to 2499MHz (LO frequency = channel $+$ 2400). The reference divider is programmable to allow for 22MHz or 44MHz reference oscillators. These settings are intended to cover only the required 802.11b channel spacing and the two typical crystal oscillator options used in the radios.

Reference Oscillator Input

The reference oscillator inputs ROSCP and ROSCN are high-impedance analog inputs. They are designed to be connected to the reference oscillator output through a coupling capacitor. The input amplitude can range from 200mVP-P to 500mVP-P; therefore, in the case of a reference oscillator with a CMOS output, the signal must be attenuated before being applied to the ROSC inputs. The signal can be attenuated with a resistor- or capacitor-divider network.

Loop Filter

The PLL uses a classical charge pump into an external loop filter (C-RC) in which the filter output connects to the voltage tuning input of the VCO. This simple thirdorder lowpass loop filter closes the loop around the synthesizer. The Typical Application Circuit shows the loop filter elements around the MAX2822. The capacitor and resistor values are set to provide the loop bandwidth required to achieve the desired lock time while also maintaining loop stability. Refer to the MAX2822

Table 9. Suggested PA and PA Driver Bias Current Settings

EV kit schematic for component values. A 45kHz loop bandwidth is recommended to ensure the loop settles quickly enough to achieve 5µs Tx turnaround time and 10µs Rx turnaround time. This is the loop filter on the EV kit. Narrowing the loop bandwidth increases the settling time and results in unacceptable Tx/Rx turnaround time performance.

PC Board Layout

Careful PC board layout is mandatory for any radio to meet its specifications. General rules for RF layout apply: keep differential pairs close together, keep all RF traces as short as possible, keep RF bypassing as close to the IC as possible, provide a separate filtered supply line from a large central filter capacitor for each V_{CC} pin (star supply bypassing topology), and have each ground pin use its own via to the ground plane do not connect ground pins directly to the ground slug on the IC. In addition, below is a list of more specific layout issues to keep in mind for the MAX2822:

- RF I/O: Keep RF differential pair from the IC to the balun/filter electrically and environmentally symmetrical. That is, shape the top layer ground equally on either side of the traces, and place the RF decoupling caps for the nearby RF supplies in a symmetrical fashion. This minimizes second-order distortion of the signal on the differential pair.
- RBIAS: This external resistor sets the bias for the RF section of the transceiver, and this pin is connected directly to the bias section. The network connected to this port must look high impedance to RF, so do not place any RF filtering here—use only a 1% or 2% 12kΩ resistor, as specified in the Typical Application Circuit. Place this resistor as close to the IC as possible on the top layer of the PC board.
- GND DIG: Use a via to connect this digital ground to the main PC board ground plane. The small inductance of the trace and the via helps to filter out the noise from the digital interface, and helps keep the main system ground clean. It is very important not to connect this directly to the IC ground slug, or directly to any other ground pins, which allows noise from the digital section to couple into sensitive sections of the radio.
- PLL section (CP_OUT, GND_CP, GND_VCO, TUNE): The capacitors directly at the output of the PLL's charge pump need to have their ground return connected as close to the charge pump's ground as possible, and as isolated from the VCO's ground as possible. Create separate vias to the ground plane for each of the two grounds (GND_CP and GND_VCO). Referring to the Typical

Application Circuit, connect the ground side of C30 and C52 to the ground path for GND_CP, and connect the ground side of C31 to the ground path for GND_VCO. Keeping the charge-pump return currents from bouncing the VCO's ground minimizes the LO comparison frequency spurs.

• BYP: This bypass capacitor is directly connected to the VCO bias circuitry—it is used to filter out noise within the loop bandwidth of the PLL (about 50kHz). The value for this capacitor is critical—be sure to use the 2000pF capacitor specified in the Typical Application Circuit. Keep this cap as close to the IC as possible, since noise pickup on this trace couples directly into the VCO bias and degrade phase noise.

Supply and Regulation

The typical application circuit for the MAX2822 employs two low-dropout linear regulators (LDOs)—one supplies the internal VCO, and the other supplies everything else (see the Pin Description table for details on supply pin names, numbers, and functions). Supplying the VCO from a dedicated LDO minimizes noise pickup by the VCO that can degrade phase noise and produce spurs. The VCO only draws 10mA, so power dissipation is not an issue. Choose a small, low-noise, high-PSRR LDO like the MAX8510. This LDO comes in a tiny 5-pin SC70 package and is available in many preset output voltages in the 2.7V to 3.0V range.

Having the VCO and the rest of the IC supplied from different voltages is acceptable. Therefore, if the MAX2822 main supply is 2.7V, but the application already has a low-noise, 3.0V supply available, simply run the VCO from this 3.0V supply—there is no need for another dedicated 2.7V supply for the VCO.

Switching power supplies should not be used to directly power any RF transceiver; the spurious content of their outputs often falls in the middle of the system's baseband spectrum (50kHz to 11MHz). This can couple into the Tx path and degrade the output spectrum, and can couple into the Rx path and degrade sensitivity and BER.

When laying out the supply lines for the IC, always use a star bypassing topology. Have a large (10µF) low-ESR capacitor at the main supply connection point, and run dedicated traces to each of the supply pins (there are about ten in total). Each supply pin should have a pair of smaller decoupling caps (10nF and 100pF work well). It is especially important to isolate the supplies for the LNA bias (VCC_LNA) and the Rx baseband filter bias (VCC_BUF).

Also be sure to use local RF decoupling on the logic lines. Proper decoupling minimizes noise pickup and coupling.

Chip Information

TRANSISTOR COUNT: 16,097

MAXM

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

MAXM

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

MAX2822

28 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2003 Maxim Integrated Products Printed USA **MAXIM** is a registered trademark of Maxim Integrated Products.