High-Speed USB 2.0 (480 Mbps) DPDT Switches

The NLAS7223C DPDT switch is optimized for high–speed USB 2.0 applications within portable systems. It features ultra–low on capacitance, $C_{\rm ON}$ = 7.5 pF (typ), and a bandwidth above 900 MHz. It is optimized for applications that use a single USB interface connector to route multiple signal types. The $C_{\rm ON}$ and $R_{\rm ON}$ of both channels are suitably low to allow the NLAS7223C to pass any speed USB data or audio signals going to a moderately resistive terminal such as an external headset. It is offered in a UQFN10 1.4 mm x 1.8 mm package.

Features

• Optimized Flow-Through Pinout on NLAS7223C

• R_{ON} : 7.5 Ω Typ @ V_{CC} = 4.2 V • C_{ON} : 7.5 pF Typ @ V_{CC} = 3.3 V

V_{CC} Range: 1.65 V to 4.5 V
Typical Bandwidth: 900 MHz

• 1.4 mm x 1.8 mm x 0.50 mm UQFN10

• OVT on Common Signal Pins D+/D- up to 5.25 V

• 8 kV ESD Protection on D+/D- to GND

• This is a Pb-Free Device

Typical Applications

• High Speed USB 2.0 Data

• Mobile Phones

• Portable Devices




Figure 1. Application Diagram



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



UQFN10 CASE 488AT



AC = Device Code M = Date Code ■ Pb-Free Device

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.




Figure 2. Pin Connections and Logic Diagram (NLAS7223C, Top View)

Table 1. PIN DESCRIPTION

| Pin | Function |
|---------------------------------------|---------------|
| S | Control Input |
| ŌĒ | Output Enable |
| HSD1+, HSD1-, HSD2+, HSD2-, D+, D- | Data Ports |

Table 2. TRUTH TABLE

| ŌĒ | S | HSD1+, HSD1- | HSD2+, HSD2- |
|----|---|-----------------|-----------------|
| 1 | X | OFF | OFF |
| 0 | 0 | ON | OFF |
| 0 | 1 | OFF | ON |

MAXIMUM RATINGS

| Symbol | Pins | Parameter | Value | Unit |
|---------------------|-------------------------|---|-------------------------------|------|
| V _{CC} | V _{CC} | Positive DC Supply Voltage | -0.5 to +5.5 | V |
| V _{IS} | HSDn+, HSDn- | Analog Signal Voltage | -0.5 to V _{CC} + 0.3 | V |
| | D+, D- | | -0.5 to +5.25 | |
| V _{IN} | S, OE | Control Input Voltage, Output Enable Voltage | -0.5 to +5.5 | V |
| I _{CC} | V _{CC} | Positive DC Supply Current | 50 | mA |
| T _S | | Storage Temperature | -65 to +150 | °C |
| I _{IS_CON} | HSDn+, HSDn-, D+, D- | Analog Signal Continuous Current-Closed Switch | ±300 | mA |
| I _{IS_PK} | HSDn+, HSDn-, D+, D- | Analog Signal Continuous Current 10% Duty Cycle | ±500 | mA |
| I _{IN} | S, OE | Control Input Current, Output Enable Current | ± 20 | mA |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Pins | Parameter | | Max | Unit |
|-----------------|--------------|--|------|-----------------|------|
| V_{CC} | | Positive DC Supply Voltage | 1.65 | 4.5 | V |
| V _{IS} | HSDn+, HSDn- | Analog Signal Voltage | GND | V _{CC} | V |
| | D+, D- | | GND | 4.5 | |
| V _{IN} | S, OE | Control Input Voltage, Output Enable Voltage | GND | V _{CC} | V |
| T _A | | Operating Temperature | -40 | +85 | °C |

Minimum and maximum values are guaranteed through test or design across the Recommended Operating Conditions, where applicable. Typical values are listed for guidance only and are based on the particular conditions listed for section, where applicable. These conditions are valid for all values found in the characteristics tables unless otherwise specified in the test conditions.

ESD PROTECTION

| Symbol | Parameter | Value | Unit |
|--------|-----------------------------|-------|------|
| ESD | Human Body Model - All Pins | 3.0 | kV |

DC ELECTRICAL CHARACTERISTICS

CONTROL INPUT, OUTPUT ENABLE VOLTAGE (Typical: T = 25°C)

| | | | | | -40°C to +85°C | | | |
|-----------------|------------------|---|---------------------------|---------------------|----------------------|-----|-------------------|------|
| Symbol | Pins | Parameter | Test Conditions | V _{CC} (V) | Min | Тур | Max | Unit |
| V _{IH} | S, ŌĒ | Control Input, Output Enable HIGH Voltage (See Figure 11) | | 2.7 3.3 4.2 | 1.25 1.25 1.25 | - | - | V |
| V _{IL} | S, OE | Control Input, Output Enable LOW Voltage (See Figure 11) | | 2.7 3.3 4.2 | ı | - | 0.4 0.4 0.5 | V |
| I _{IN} | S, OE | Current Input, Output Enable Leakage Current | $0 \le V_{IS} \le V_{CC}$ | 1.65 – 4.5 | - | - | ±1.0 | μΑ |

SUPPLY CURRENT AND LEAKAGE (Typical: T = 25°C, V_{CC} = 3.3 V)

| | | | | | –40°C to +85°C | | | |
|------------------|-----------------|------------------------------|---------------------------------------|---------------------|----------------|------|------|------|
| Symbol | Pins | Parameter | Test Conditions | V _{CC} (V) | Min | Тур | Max | Unit |
| I _{CC} | V _{CC} | Quiescent Supply Current | $V_{IS} = V_{CC}$ or GND; $I_D = 0$ A | 1.65 – 4.5 | - | - | 1.0 | μΑ |
| I _{OZ} | | OFF State Leakage | $0 \le V_{IS} \le V_{CC}$ | 1.65 – 4.5 | _ | ±0.1 | ±1.0 | μΑ |
| l _{OFF} | D+, D- | Power OFF Leakage Current | $0 \le V_{IS} \le V_{CC}$ | 0 | _ | - | ±1.0 | μΑ |

LIMITED V_{IS} **SWING ON RESISTANCE** (Typical: $T = 25^{\circ}C$)

| | | | | | –40°C to +85°C | | ·C | |
|-------------------|------|---------------------------|--|---------------------|----------------|----------------------|-----|------|
| Symbol | Pins | Parameter | Test Conditions | V _{CC} (V) | Min | Тур | Max | Unit |
| R _{ON} | | On-Resistance | I _{ON} = 8 mA V _{IS} = 0 V to 0.4 V | 2.7 3.3 4.2 | - | 6.0 6.0 5.5 | - | Ω |
| R _{FLAT} | | On-Resistance Flatness | I _{ON} = 8 mA V _{IS} = 0 V to 0.4 V | 2.7 3.3 4.2 | - | 0.35 0.35 0.20 | - | Ω |
| ΔR _{ON} | | On–Resistance Matching | I _{ON} = 8 mA V _{IS} = 0 V to 0.4 V | 2.7 3.3 4.2 | - | 0.8 0.7 0.5 | - | Ω |

FULL V_{IS} SWING ON RESISTANCE (Typical: T = 25°C)

| | | | | | -40°C to +85°C | | ·C | |
|-------------------|------|---------------------------|--|---------------------|----------------|-------------------|-----|------|
| Symbol | Pins | Parameter | Test Conditions | V _{CC} (V) | Min | Тур | Max | Unit |
| R _{ON} | | On-Resistance | I _{ON} = 8 mA V _{IS} = 0 V to V _{CC} | 2.7 3.3 4.2 | - | 9.3 8.7 7.5 | - | Ω |
| R _{FLAT} | | On-Resistance Flatness | I _{ON} = 8 mA V _{IS} = 0 V to V _{CC} | 2.7 3.3 4.2 | - | 3.6 3.3 2.9 | - | Ω |
| ΔR_{ON} | | On-Resistance | I _{ON} = 8 mA V _{IS} = 0 V to V _{CC} | 2.7 3.3 4.2 | - | 0.8 0.7 0.5 | - | Ω |

AC ELECTRICAL CHARACTERISTICS

 $\textbf{TIMING/FREQUENCY} \text{ (Typical: } T = 25^{\circ}\text{C, V}_{CC} = 3.3 \text{ V, R}_{L} = 50 \text{ }\Omega\text{, C}_{L} = 35 \text{ pF, f} = 1 \text{ MHz)}$

| | | | | | -40°C to +85°C | | | |
|------------------|-------------------|--|-----------------------|---------------------|----------------|------|------|------|
| Symbol | Pins | Parameter | Test Conditions | V _{CC} (V) | Min | Тур | Max | Unit |
| t _{ON} | Closed to Open | Turn-ON Time (See Figures 4 and 5) | | 1.65 – 4.5 | - | 13.0 | 30.0 | ns |
| t _{OFF} | Open to Closed | Turn-OFF Time (See Figures 4 and 5) | | 1.65 – 4.5 | - | 12.0 | 25.0 | ns |
| T _{BBM} | | Break-Before-Make Time (See Figure 3) | | 1.65 – 4.5 | 2.0 | - | - | ns |
| BW | | -3 dB Bandwidth | C _L = 5 pF | 1.65 – 4.5 | - | 900 | - | MHz |

ISOLATION (Typical: T = 25°C, V_{CC} = 3.3 V, R_L = 50 Ω , C_L = 5 pF)

| | | | | | -40°C to +85°C | | | |
|-------------------|-----------------|-----------------------------------|-----------------|---------------------|----------------|-----|-----|------|
| Symbol | Pins | Parameter | Test Conditions | V _{CC} (V) | Min | Тур | Max | Unit |
| O _{IRR} | Open | OFF-Isolation (See Figure 6) | f = 240 MHz | 1.65 – 4.5 | - | -21 | - | dB |
| X _{TALK} | HSD+ to HSD- | Non-Adjacent Channel Crosstalk | f = 240 MHz | 1.65 – 4.5 | - | -21 | - | dB |

$\textbf{CAPACITANCE} \text{ (Typical: } T = 25^{\circ}\text{C, V}_{CC} = 3.3 \text{ V, R}_{L} = 50 \text{ }\Omega\text{, C}_{L} = 5 \text{ pF)}$

| | | | | -4 | -40°C to +85°C | | |
|------------------|-------------------------------|--|--|-----|----------------|-----|------|
| Symbol | Pins | Parameter | Test Conditions | Min | Тур | Max | Unit |
| C _{IN} | S, OE | Control Pin, Output Enable Input Capacitance | V _{CC} = 0 V, f = 1 MHz | _ | 1.5 | - | pF |
| | | input Capacitance | V _{CC} = 0 V, f = 10 MHz | - | 1.0 | ı | |
| C _{ON} | D+ to HSD1+ or HSD2+ | HSD1+ or | $V_{CC} = 3.3 \text{ V}; \overline{OE} = 0 \text{ V}, \text{ S} = 0 \text{V or } 3.3 \text{ V}$ f = 1 MHz | - | 7.5 | - | |
| | | | $V_{CC} = 3.3 \text{ V}; \overline{OE} = 0 \text{ V}, \text{ S} = 0 \text{V or } 3.3 \text{ V}$ f = 10 MHz | - | 6.5 | - | |
| C _{OFF} | HSD1n or | OFF Capacitance | $V_{CC} = V_{IS} = 3.3 \text{ V}; \overline{OE} = 0 \text{ V},$ S = 3.3 V or 0 V, f = 1 MHz | - | 3.8 | - | |
| | HSD2n | | $V_{CC} = V_{IS} = 3.3 \text{ V}; \overline{OE} = 0 \text{ V}, \\ S = 3.3 \text{ V or } 0 \text{ V}, f = 10 \text{ MHz}$ | - | 2.0 | - | |





Figure 3. t_{BBM} (Time Break-Before-Make)







Figure 4. t_{ON}/t_{OFF}







Figure 5. t_{ON}/t_{OFF}



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. V_{ISO} , Bandwidth and V_{ONL} are independent of the input signal direction.

$$\begin{split} &V_{ISO} = \text{Off Channel Isolation} = 20 \text{ Log}\bigg(\frac{V_{OUT}}{V_{IN}}\bigg) \text{ for } V_{IN} \text{ at } 100 \text{ kHz} \\ &V_{ONL} = \text{On Channel Loss} = 20 \text{ Log}\bigg(\frac{V_{OUT}}{V_{IN}}\bigg) \text{ for } V_{IN} \text{ at } 100 \text{ kHz to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below V_{ONL} V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω

Figure 6. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}

DETAILED DESCRIPTION

High Speed (480Mbps) USB 2.0 Optimized

The NLAS7223C is a DPDT switch designed for USB applications within portable systems. The $R_{\rm ON}$ and $C_{\rm ON}$ of both switches are maintained at industry–leading low levels in order to ensure maximum signal integrity for USB 2.0 high speed data communication. The NLAS7223C switch can be used to switch between high speed (480Mbps) USB signals and a variety of audio or data signals such as full speed USB, UART or even a moderately resistive audio terminal.

Over Voltage Tolerant

The NLAS7223C features over voltage tolerant I/O protection on the common signal pins D+/D-. This allows the switch to interface directly with a USB connector. The D+/D- pins can withstand a short to V_{BUS} , up to 5.25 V, continuous DC current for up to 24 hours as specified in the USB 2.0 specification. This protection is achieved without the need for any external resistors or protection devices.




Figure 7. Board Schematic




Figure 8. Signal Quality




Figure 9. Near End Eye Diagram

| Near End Test Data: | | | | | | Max |
|---------------------|--------------------------|--------|--------|----|---------|---------|
| Std. | Consecutive jitter range | -61.64 | 113.30 | ps | -200 ps | +200 ps |
| | Paired JK jitter range | -58.36 | 46.47 | ps | | |
| | Paired KJ jitter range | -62.00 | 81.30 | ps | | |
| NO | Consecutive jitter range | -66.69 | 69.37 | ps | | |
| | Paired JK jitter range | -74.71 | 60.06 | ps | -200 ps | +200 ps |
| | Paired KJ jitter range | -58.86 | 70.90 | ps | 1 | |




Figure 10. Bandwidth vs. Frequency

I_{CC} Leakage Current as a Function of V_{IN} Voltage





Figure 11. I_{CC} Leakage Current vs. V_{IN} Voltage


ORDERING INFORMATION


| Device | Package | Shipping† |
|----------------|----------------------|--------------------|
| NLAS7223CMUTBG | UQFN-10 (Pb-Free) | 3000 / Tape & Reel |


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




DATE 01 AUG 2007










MOUNTING FOOTPRINT



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM
- FROM TERMINAL.

 COPLANARITY APPLIES TO THE EXPOSED PAD
 AS WELL AS THE TERMINALS.

| | MILLIMETERS | | | |
|-----|-------------|------|--|--|
| DIM | MIN | MAX | | |
| Α | 0.45 | 0.60 | | |
| A1 | 0.00 | 0.05 | | |
| A3 | 0.127 REF | | | |
| b | 0.15 | 0.25 | | |
| D | 1.40 BSC | | | |
| E | 1.80 BSC | | | |
| е | 0.40 BSC | | | |
| L | 0.30 | 0.50 | | |
| L1 | 0.00 | 0.15 | | |
| L3 | 0.40 | 0.60 | | |

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

= Date Code М = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED" | | | |
|------------------|--|--|-------------|--|
| DESCRIPTION: | 10 PIN UQFN, 1.4 X 1.8, 0.4P | | PAGE 1 OF 1 | |

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales