

# **HD7750 2GB GDDR5**

# Performance PCIe Graphics 4 x Mini DP

Model: GFX-AH7750L16-5J1

MPN: 1A1-E000451ADP



## **CONTENTS**

1.	Specification				
2.	Funct	Functional Overview			
	2.1.	Memory Interface	4		
	2.2.	Acceleration Features	4		
	2.3.	Display System	5		
	2.4.	DVI/HDMI Features	5		
	2.5.	DisplayPort 1.2 Features	6		
	2.6.	Integrated HD-Audio Controller (Azalia) and Codec	7		
	2.7.	CRT DAC	7		
	2.8.	Bus Support Features	8		
3.	PIN A	Assignment and Description	9		
4.	Board	d Configuration	13		
	4.1	Board Dimension	13		
	4.2	Display Interface	13		
5.	Therr	mal Mechanism	14		

## 1. Specification

Model Name	GFX-AH7750L16-5J1
Graphics Engine	AMD Radeon HD 7750
Process Node	28 nm
Engine Clock (max)	800 GHz
Graphics Memory	128-bit, 2 GB GDDR5
Memory Clock (max)	1,125 MHz / 4.5 Gbps
Bus Interface	PCI Express® 3.0 (x16)
Shader Processing Units	640 Shaders
Floating Point Performance	1024 GFLOPs
DirectX® Capability	DirectX® 11
Shader Model	Shader Model 5.0
OpenGL™	OpenGL™ 4.2
OpenCL™	OpenCL™ 1.2
Unified Video Decoder (UVD)	UVD4 decode
Display Interface	4 x Mini DP
Display interface	with cable locking
Maximum Resolution	DisplayPort: 2560x1600
Power Consumption	52 W
Operating Temperature	0°C ~ 50°C
Dimension	168 x 69 mm

### 2. Functional Overview

#### 2.1. Memory Interface

AMD Radeon HD 7750 has four DRAM sequencers. Each DRAM channel is 32-bit wide. All DRAM devices must be of the same type, have the same size on each channel, and must run at the same voltage.

#### 2.2. Acceleration Features

- Support for all DirectX® 11 features, including the full-speed 32-bit floating point per component operation:
  - Shader Model 5.0 geometry and pixel support in a unified shader architecture:
    - ◆ Vertex, pixel, geometry, compute, domain, and hull shaders.
    - ♦ 32- and 64-bit floating-point processing per component.
    - New advanced shader instructions, including flexible flow control with CPU-level flexibility on branching.
    - ◆ A nearly unlimited shader-instruction store, using an advanced caching system.
    - An advanced shader design, with an ultra-threading sequencer for high-efficiency operations.
    - ◆ A new advanced shader core, supporting native scalar instructions.
    - Advanced, high-performance branching support, including static and dynamic branching.
    - High dynamic-range rendering with floating-point blending, texture filtering, and anti-aliasing support.
    - ♦ 16- and 32-bit floating-point components for high dynamic-range computations.
    - ◆ Full anti-aliasing on renderable surfaces up to and including 128-bit floating-point formats
    - A new read/write caching system, replacing texture cache with a unified read-write two-level cache.
- Support for OpenGL™ 4.2
- Support for OpenCL<sup>™</sup> 1.2.
- Anti-aliasing filtering:
  - $\blacksquare$  2×/4×/8× MSAA (multi-sample anti-aliasing) modes are supported.
  - A multi-sample algorithm with gamma correction, programmable sample patterns, and centroid sampling.

- Custom filter anti-aliasing with up to 12-samples per pixel.
- An adaptive anti-aliasing mode.
- Lossless color compression (up to 16:1).
- Anisotropic filtering:
  - Continuous anisotropic with 1× through 16× taps.
  - Up to 128-tap texture filtering.
  - Anisotropic biasing to allow trading quality for performance.
  - Improved anisotropic filtering with unified non-power of two-tap distribution and higher precision filter computations.
  - Advanced texture compression (3Dc+™).
  - High quality 4:1 compression for normal and luminance maps.
  - Angle-invariant algorithm for improved quality.
  - Single- or two-channel data format compatibility.
- 3D resources virtualized to a 40-bit virtual addressing space, for support of large numbers of render targets and textures.
- Up to 16k × 16k textures, including 128-bit/pixel texture are supported.
- Programmable arbitration logic maximizes memory efficiency and is software upgradeable.
- Fully associative texture, color, and z-cache design.
- Hierarchical z- and stencil-buffers with early z-test.
- Lossless z-buffer compression for both z and stencil.
- Fast z-buffer clear.
- Fast color-buffer clear.
- Z-cache optimized for real-time shadow rendering.
- Z- and color-compression resources virtualized to a 32-bit addressing space, for support of multiple render targets and textures simultaneously.

#### 2.3. Display System

The display system supports VGA, VESA super VGA, and accelerator mode graphics display on six independent display controllers.

The full features of the display system are outlined in the following sections.

#### 2.4. DVI/HDMI Features

- Advanced DVI capability supporting 10-bit HDR (high dynamic range) output.
- Supports industry-standard CEA-861B video modes including 480p, 720p, 1080i, and 1080p. For
  a full list of currently supported modes, contact your local AMD support person.
- Maximum pixel rates for 24-bpp outputs are:

- DVI—162 MP/s (megapixels per second) for single-link DVI
- DVI—268.5 MP/s for dual-link DVI
- HDMI—297 MP/s.
- Compliant with the DVI electrical specification.
- The HDMI specification meets the Windows Vista® logo

#### 2.5. DisplayPort 1.2 Features

- Supports all the mandatory features of the DisplayPort Standard Version 1.2 and the following optional features:
  - ACM packet-type support.
  - ISRC packet-type support
- DisplayPort Multi-streaming Transport (MST) allowing any number of display pipelines to drive a single DisplayPort interface (provided the DisplayPort link bandwidth is not exceeded)
- Each DisplayPort link can support three options for the number of lanes and three options for link-data rate as follows:
  - Four, two, or one lane(s)
  - 5.4-, 2.7-, or 1.62-Gbps link-data rate per lane
- Supports all video modes supported by the display controller that do not oversubscribe the link bandwidth
- The following table shows the maximum pixel rates for four, two, or one lane(s) at
   5.4-Gbps link rate.

	18 bpp	24 bpp	30 bpp
One Lane	240 MP/s	180 MP/s	144 MP/s
Two Lanes	480 MP/s	360 MP/s	288 MP/s
Four Lanes	597 MP/s	597 MP/s	576 MP/s

- Enhanced audio capabilities for DisplayPort 1.2:
  - Supports PCM audio rates up to 192 kHz.
  - Dolby-TrueHD bitstream and DTS-HD Master Audio bitstream capable.
  - Multiple independent audio streams allowing each DisplayPort display to support audio
    - ◆ HDMI display also gets its own independent audio stream

#### 2.6. Integrated HD-Audio Controller (Azalia) and Codec

- HD-audio HDMI, DisplayPort, and wireless display outputs.
- Multiple output stream DMAs.
- Maximum output bandwidth of 73.728 Mbit/s.
- Low power ECN support.
- Hardware silent stream.
- Function level reset.
- Compatible Microsoft® UAA driver support for basic audio.
- For advanced functionality (as follows), an AMD or a third party driver is
- required.
- LPCM:
  - Speaker formats: 2.0, 2.1, 3.0, 4.0, 5.1, 6.1, and 7.1
  - Sample rates: 32, 44.1, 48, 88.2, 96, 176.4, and 192 kHz
  - Bits per sample: 16, 20, and 24
- Non-HBR Compressed audio pass-through up to 6.144 Mbps:
  - Supports AC-3, MPEG1, MP3 (MPEG1 layer 3), MPEG2, AAC, DTS, ATRAC, Dolby Digital+, WMA Pro, and DTS-HD.
- HBR compressed audio pass-through up to 24.576 Mbps:
  - Supports DTS-HD Master Audio and Dolby True HD.
- Plug-and-Play:
  - Sink audio format capabilities declaration.
  - Sink information.
  - AV association.
- Lip sync information.
- HDCP content protection

#### **2.7. CRT DAC**

- One integrated triple 10-bit DAC with built-in reference circuit, which takes output from either one of the internal display controllers (primary or secondary).
- A single RGB-CRT output.
- Support for the stereo-sync signal to drive a 3D display.
- A maximum pixel frequency of 400 MHz.

- An individual power-down feature for each of the three guns.
- Compliant with the VSIS electrical specification.
- Integrated with a built-in bandgap reference circuitry.
- A static detection circuitry (S\_detect) for hot-plug/unplug capability
- An integrated static monitor-detection circuit

#### 2.8. Bus Support Features

- Compliant with the PCI Express® Base Specification Revision 3.0, up to 8.0 GT/s.
- Fully inter-operative with PCI Express Base Specification Revision 2.1 and earlier devices.
- Supports ×1, ×2, ×4, ×8, and ×16 lane widths.
- Supports 2.5 GT/s, 5.0 GT/s, and 8.0 GT/s link-data rates.
- Supports ×16 lane reversal where the receivers on lanes 0 to 15 on the graphics
   endpoint are mapped to the transmitters on lanes 15 down to 0 on the root complex.
- Supports ×16 lane reversal where the transmitters on lanes 0 to 15 on the graphics endpoint are mapped to the receivers on lanes 15 down to 0 on the root complex (requires corresponding support on the root complex).
- Supports full-swing and low-swing transmitter output levels.

## 3. PIN Assignment and Description

Pin	Side B Connector			Side A Connector
#	Name	Description	Name	Description
1	+12v	+12 volt power	PRSNT#1	Hot plug presence detect
2	+12v	+12 volt power	+12v	+12 volt power
3	RSVD	Reserved	+12v	+12 volt power
4	GND	Ground	GND	Ground
5	SMCLK	SMBus clock	JTAG2	TCK
6	SMDAT	SMBus data	JTAG3	TDI
7	GND	Ground	JTAG4	TDO
8	+3.3v	+3.3 volt power	JTAG5	TMS
9	JTAG1	+TRST#	+3.3v	+3.3 volt power
10	3.3Vaux	3.3v volt power	+3.3v	+3.3 volt power
11	WAKE#	Link Reactivation	PWRGD	Power Good
		Mecha	nical Key	
12	RSVD	Reserved	GND	Ground
13	GND	Ground	REFCLK+	Reference Clock
14	HSOp(0)	Transmitter Lane	REFCLK-	Differential pair
15	HSOn(0)	0, Differential pair	GND	Ground
16	GND	Ground	HSIp(0)	Receiver Lane 0,
17	PRSNT#2	Hotplug detect	HSIn(0)	Differential pair
18	GND	Ground	GND	Ground
19	HSOp(1)	Transmitter Lane	RSVD	Reserved
20	HSOn(1)	1, Differential pair	GND	Ground
21	GND	Ground	HSIp(1)	Receiver Lane 1,
22	GND	Ground	HSIn(1)	Differential pair

Pin	Side	B Connector		Side A Connector
#	Name	Description	Name	Description
23	HSOp(2)	Transmitter Lane	GND	Ground
24	HSOn(2)	2, Differential pair	GND	Ground
25	GND	Ground	HSIp(2)	Receiver Lane 2,
26	GND	Ground	HSIn(2)	Differential pair
27	HSOp(3)	Transmitter Lane	GND	Ground
28	HSOn(3)	3, Differential pair	GND	Ground
29	GND	Ground	HSIp(3)	Receiver Lane 3,
30	RSVD	Reserved	HSIn(3)	Differential pair
31	PRSNT#2	Hot plug detect	GND	Ground
32	GND	Ground	RSVD	Reserved
33	HSOp(4)	Transmitter Lane	RSVD	Reserved
34	HSOn(4)	4, Differential pair	GND	Ground
35	GND	Ground	HSIp(4)	Receiver Lane 4,
36	GND	Ground	HSIn(4)	Differential pair
37	HSOp(5)	Transmitter Lane	GND	Ground
38	HSOn(5)	5, Differential pair	GND	Ground
39	GND	Ground	HSIp(5)	Receiver Lane 5,
40	GND	Ground	HSIn(5)	Differential pair
41	HSOp(6)	Transmitter Lane	GND	Ground
42	HSOn(6)	6, Differential pair	GND	Ground
43	GND	Ground	HSIp(6)	Receiver Lane 6,
44	GND	Ground	HSIn(6)	Differential pair
45	HSOp(7)	Transmitter Lane	GND	Ground
46	HSOn(7)	7, Differential pair	GND	Ground


Pin	Side	B Connector		Side A Connector
#	Name	Description	Name	Description
47	GND	Ground	HSIp(7)	Receiver Lane 7,
48	PRSNT#2	Hot plug detect	HSIn(7)	Differential pair
49	GND	Ground	GND	Ground
50	HSOp(8)	Transmitter Lane 8,	RSVD	Reserved
51	HSOn(8)	Differential pair	GND	Ground
52	GND	Ground	HSIp(8)	Receiver Lane 8,
53	GND	Ground	HSIn(8)	Differential pair
54	HSOp(9)	Transmitter Lane 9,	GND	Ground
55	HSOn(9)	Differential pair	GND	Ground
56	GND	Ground	HSIp(9)	Receiver Lane 9,
57	GND	Ground	HSIn(9)	Differential pair
58	HSOp(10)	Transmitter Lane 10,	GND	Ground
59	HSOn(10)	Differential pair	GND	Ground
60	GND	Ground	HSIp(10)	Receiver Lane 10,
61	GND	Ground	HSIn(10)	Differential pair
62	HSOp(11)	Transmitter Lane 11,	GND	Ground
63	HSOn(11)	Differential pair	GND	Ground
64	GND	Ground	HSIp(11)	Receiver Lane 11,
65	GND	Ground	HSIn(11)	Differential pair
66	HSOp(12)	Transmitter Lane 12,	GND	Ground
67	HSOn(12)	Differential pair	GND	Ground
68	GND	Ground	HSIp(12)	Receiver Lane 12,
69	GND	Ground	HSIn(12)	Differential pair
70	HSOp(13)	Transmitter Lane 13,	GND	Ground
71	HSOn(13)		GND	Ground
72	GND	Ground	HSIp(13)	Receiver Lane 13,
73	GND	Ground	HSIn(13)	Differential pair

## Performance PCIe Graphics

Pin	Side B Connector		Side A Connector	
#	Name	Description	Name	Description
74	HSOp(14)	Transmitter Lane	GND	Ground
75	HSOn(14)	14, Differential pair	GND	Ground
76	GND	Ground	HSIp(14)	Receiver Lane 14, Differential pair
77	GND	Ground	HSIn(14)	
78	HSOp(15)	15,	Ground	
79	HSOn(15)		GND	Ground
80	GND	Ground	HSIp(15)	Docciver Lane 15
81	PRSNT#2	Hot plug present detect	HSIn(15)	Receiver Lane 15, Differential pair
82	RSVD#2	Hot Plug Detect	GND	Ground

## 4. Board Configuration

#### 4.1 Board Dimension





## 4.2 Display Interface




## 5. Thermal Mechanism

(Unit:mm)







## Change log list

Rev.	Data	History
1.0	2018/5/25	ER14FLB-LJ4 datasheet