



Buy







CSD23202W10

SLPS506-AUGUST 2014

# CSD23202W10 12-V P-Channel NexFET™ Power MOSFET

#### **Features** 1


- Ultra-Low Q<sub>a</sub> and Q<sub>ad</sub>
- Small Footprint 1 mm × 1 mm
- Low Profile 0.62-mm Height
- Pb Free
- Gate ESD Protection 3 kV
- **RoHS** Compliant
- Halogen Free

#### 2 Applications

- **Battery Management**
- Load Switch
- **Battery Protection**

#### Description 3

This 12 V, 44 m $\Omega$  device is designed to deliver the lowest on-resistance and gate charge in a small 1 mm × 1 mm outline with excellent thermal characteristics in an ultra-low profile.



# **Product Summary**

T <sub>A</sub> = 25°	C	TYPICAL VAL	UNIT				
V <sub>DS</sub>	Drain-to-Source Voltage -12						
Qg	Gate Charge Total (-4.5 V)	2.9		nC			
Q <sub>gd</sub>	Gate Charge Gate-to-Drain 0.28						
R <sub>DS(on)</sub>		$V_{GS} = -1.5 V$	82	mΩ			
	Drain-to-Source On-	$V_{GS} = -1.8 V$	67	mΩ			
	Resistance	$V_{GS} = -2.5 V$	54	mΩ			
		$V_{GS} = -4.5 V$	44	mΩ			
V <sub>GS(th)</sub>	Threshold Voltage	-0.60		V			

### Ordering Information<sup>(1)</sup>

Device	Qty	Media	Package	Ship					
CSD23202W10	3000	7-Inch Reel	1 × 1-mm Wafer	Tape and					
CSD23202W10T	250	7-Inch Reel	Level Package	Reel					


(1) For all available packages, see the orderable addendum at the end of the data sheet.


### **Absolute Maximum Ratings**

		<u> </u>	
T <sub>A</sub> = 2	5°C	VALUE	UNIT
V <sub>DS</sub>	Drain-to-Source Voltage	-12	V
$V_{GS}$	Gate-to-Source Voltage	-6	V
I <sub>D</sub>	Continuous Drain Current <sup>(1)</sup>	-2.2	А
I <sub>DM</sub>	Pulsed Drain Current <sup>(2)</sup>	-25	А
	Continuous Gate Clamp Current	-0.5	А
I <sub>G</sub>	Pulsed Gate Clamp Current	-7	А
PD	Power Dissipation <sup>(1)</sup>	1	W
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C

(1) Device operating at a temperature of 105°C

(2) Typ  $R_{\theta JA} = 195^{\circ}C/W$ , Pulse width  $\leq 100 \ \mu$ s, duty cycle  $\leq 1\%$ 





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1Features12Applications13Description14Revision History25Specifications35.1Electrical Characteristics35.2Thermal Information35.3Typical MOSFET Characteristics4

6	Dev	ice and Documentation Support	. 7
	6.1	Trademarks	7
	6.2	Electrostatic Discharge Caution	7
	6.3	Glossary	7
7	Med	hanical, Packaging, and Orderable	
		rmation	. 8
	Info		-
	<b>Info</b> 7.1	rmation	. 8

### **4** Revision History

DATE	REVISION	NOTES
August 2014	*	Initial release.

### **5** Specifications

### 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
<b>BV</b> <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$	-12			V
BV <sub>GSS</sub>	Gate-to-Source Voltage;	$V_{DS} = 0 \text{ V}, \text{ I}_{G} = -250 \mu\text{A}$	-6		-7.2	V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	$V_{GS} = 0 V, V_{DS} = -9.6 V$			-1	μA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	$V_{DS} = 0 V, V_{GS} = -6 V$			-100	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-0.4	-0.6	-0.9	V
		$V_{GS} = -1.5 \text{ V}, \text{ I}_{D} = -0.5 \text{ A}$		82	123	mΩ
-		$V_{GS} = -1.8 \text{ V}, I_D = -0.5 \text{ A}$		67	92	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -0.5 \text{ A}$		54	66	mΩ
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -0.5 \text{ A}$		44	53	mΩ
g <sub>fs</sub>	Transconductance	$V_{DS} = -1.2 \text{ V}, \text{ I}_{D} = -0.5 \text{ A}$		5.6		S
DYNAMI	IC CHARACTERISTICS					
C <sub>ISS</sub>	Input Capacitance			394	512	pF
C <sub>OSS</sub>	Output Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -6.0 V, <i>f</i> = 1 MHz		238	310	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			29	37	pF
Qg	Gate Charge Total (-4.5 V)			2.9	3.8	nC
Q <sub>gd</sub>	Gate Charge Gate-to-Drain			0.28		nC
Q <sub>gs</sub>	Gate Charge Gate-to-Source	$V_{DS} = -6 \text{ V}, \text{ I}_{D} = -0.5 \text{ A}$		0.55		nC
Q <sub>g(th)</sub>	Drain-to-Source On-Resistance     Transconductance <b>MIC CHARACTERISTICS</b> Input Capacitance     Output Capacitance     Gate Charge Total (-4.5 V)     Gate Charge Gate-to-Drain     Gate Charge Gate-to-Source     Gate Charge at V <sub>th</sub> Output Capacitime     Turn On Delay Time     Rise Time     Turn Off Delay Time     Fall Time <b>CHARACTERISTICS</b>			0.29		nC
Q <sub>OSS</sub>	Output Charge	$V_{DS} = -6 V, V_{GS} = 0 V$		2.0		nC
t <sub>d(on)</sub>	Turn On Delay Time			9		ns
t <sub>r</sub>	Rise Time	$V_{DS} = -6 V, V_{GS} = -4.5 V,$		4		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_D = -0.5 \text{ A } R_G = 0 \Omega$		58		ns
t <sub>f</sub>	Fall Time			21		ns
DIODE C	CHARACTERISTICS	· · · ·			I	
$V_{SD}$	Diode Forward Voltage	$I_{\rm S} = -0.5$ A, $V_{\rm GS} = 0$ V		-0.66	-1	V
Q <sub>rr</sub>	Reverse Recovery Charge			3.7		nC
t <sub>rr</sub>	Reverse Recovery Time	$V_{DS}$ = -6 V, I <sub>F</sub> = -0.5 A, di/dt = 100 A/µs		12		ns

## 5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 


	THERMAL METRIC	MIN	TYP	MAX	UNIT
Б	Junction-to-Ambient Thermal Resistance <sup>(1)</sup>		195		°C/M
R <sub>θJA</sub>	Junction-to-Ambient Thermal Resistance <sup>(2)</sup>		65		°C/W

Device mounted on FR4 material with minimum Cu mounting area.
Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu.

### CSD23202W10 SLPS506-AUGUST 2014


Texas Instruments

www.ti.com




## 5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 







### **Typical MOSFET Characteristics (continued)**





## **Typical MOSFET Characteristics (continued)**







## 6 Device and Documentation Support

### 6.1 Trademarks

NexFET is a trademark of Texas Instruments.

### 6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 6.3 Glossary


### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### Mechanical, Packaging, and Orderable Information 7

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


#### CSD23202W10 Package Dimensions 7.1



**Front View** 

NOTE: All dimensions are in mm (unless otherwise specified).

Pin Configuration Table								
POSITION DESIGNATION								
B1	Source							
A1	Gate							
A2, B2	Drain							






M0151-01



www.ti.com





### 7.2 Land Pattern Recommendation



NOTE: All dimensions are in mm (unless otherwise specified).

### 7.3 Tape and Reel Information





M0153-01

NOTE: All dimensions are in mm (unless otherwise specified).

5° Max

1.18 ±0.05



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD23202W10	ACTIVE	DSBGA	YZB	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		202	Samples
CSD23202W10T	ACTIVE	DSBGA	YZB	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-55 to 150	202	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated