

BCV62

PNP general-purpose double transistors Rev. 4 — 26 July 2010

Product data sheet

Product profile

1.1 General description

PNP general-purpose double transistors in a small SOT143B Surface-Mounted Device (SMD) plastic package.

Table 1. **Product overview**

Type number	Package		NPN complement
	NXP	JEITA	
BCV62	SOT143B	-	BCV61
BCV62A			BCV61A
BCV62B			BCV61B
BCV62C			BCV61C

1.2 Features and benefits

- Low current (max. 100 mA)
- Low voltage (max. 30 V)
- Matched pairs
- AEC-Q101 qualified
- Small SMD plastic package

1.3 Applications

- Applications with working point independent of temperature
- Current mirrors

1.4 Quick reference data

Table 2. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per transi	stor					
V_{CEO}	collector-emitter voltage	open base	-	-	-30	V
I _C	collector current		-	-	-100	mA
Transisto	r TR1					
h _{FE}	DC current gain	$V_{CE} = -5 \text{ V}; I_C = -100 \mu\text{A}$	100	-	-	
		$V_{CE} = -5 \text{ V}; I_{C} = -2 \text{ mA}$	100	-	800	



PNP general-purpose double transistors

Table 2. Quick reference data ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Transistor	TR2					
h _{FE}	DC current gain	$V_{CE} = -5 \text{ V}; I_{C} = -2 \text{ mA}$				
	BCV62		100	-	800	
	BCV62A		100	-	250	
	BCV62B		220	-	475	
	BCV62C		420	-	800	

2. Pinning information

Table 3. Pinning

Table 3.	Filling		
Pin	Description	Simplified outline	Graphic symbol
1	collector TR2; base TR1 and TR2	4 3	4 3
2	collector TR1		1 1 1 1
3	emitter TR1		TR2
4	emitter TR2	1 2	1 2
			006aaa843

3. Ordering information

Table 4. Ordering information

Type number	Package					
	Name	Description	Version			
BCV62	-	plastic surface-mounted package; 4 leads	SOT143B			
BCV62A						
BCV62B						
BCV62C						

4. Marking

Table 5. Marking codes

Type number	Marking code ^[1]
BCV62	3M*
BCV62A	3J*
BCV62B	3K*
BCV62C	3L*

^{[1] * = -:} made in Hong Kong

^{* =} p: made in Hong Kong

^{* =} t: made in Malaysia

^{* =} W: made in China

PNP general-purpose double transistors

5. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

		• •	,		
Symbol	Parameter	Conditions	Min	Max	Unit
Per trans	sistor				
V_{CBO}	collector-base voltage	open emitter	-	-30	V
V_{CEO}	collector-emitter voltage	open base	-	-30	V
V_{EBS}	emitter-base voltage	$V_{CE} = 0 V$	-	-6	V
I _C	collector current		-	-100	mA
I _{CM}	peak collector current		-	-200	mA
I_{BM}	peak base current		-	-200	mA
Per device	ce				
P _{tot}	total power dissipation	$T_{amb} \le 25 ^{\circ}C$	[1] -	250	mW
T _j	junction temperature		-	150	°C
T _{amb}	ambient temperature		-65	+150	°C
T _{stg}	storage temperature		-65	+150	°C
·		·	•	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·

^[1] Device mounted on an FR4 Printed-Circuit Board (PCB).

6. Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	[1] -	-	500	K/W

^[1] Device mounted on an FR4 PCB.

7. Characteristics

Table 8. Characteristics

 $T_j = 25$ °C unless otherwise specified.

•						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Transistor	TR1					
I _{CBO}	collector-base	$V_{CB} = -30 \text{ V}; I_E = 0 \text{ A}$	-	-	-15	nA
cut-off current		$V_{CB} = -30 \text{ V}; I_E = 0 \text{ A};$ $T_j = 150 \text{ °C}$	-	-	-5	μΑ
I _{EBO}	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_C = 0 \text{ A}$	-	-	-100	nA
h _{FE}	DC current gain	$V_{CE} = -5 \text{ V};$ $I_C = -100 \mu\text{A}$	100	-	-	
		$V_{CE} = -5 \text{ V}; I_C = -2 \text{ mA}$	100	-	800	
V _{CEsat}	collector-emitter saturation voltage	$I_{C} = -10 \text{ mA};$ $I_{B} = -0.5 \text{ mA}$	-	-75	-300	mV
	J	$I_{C} = -100 \text{ mA};$ $I_{B} = -5 \text{ mA}$	-	-250	-650	mV

BCV62

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

PNP general-purpose double transistors

Table 8. Characteristics ...continued $T_i = 25$ °C unless otherwise specified.


$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	
$I_{B} = -5 \text{ mA}$ $V_{BE} \qquad \text{base-emitter voltage} \qquad \frac{I_{C} = -2 \text{ mA; } V_{CE} = -5 \text{ V}}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{121 - 600 - 650 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{121 - 600 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -5 \text{ V}} \qquad \frac{100 - 650}{I_{C} = -10 \text{ mA; } V_{CE} = -10 \text{ mA; } $	750 mV 820 mV MHz
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	820 mV MHz pF
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	MHz pF
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	pF
$\begin{array}{c} I_E = i_e = 0 \; A \\ \\ NF \qquad \text{noise figure} \qquad V_{CE} = -5 \; V; \qquad - \qquad - \qquad 1 \\ I_C = -200 \; \mu A; R_S = 2 \; k\Omega; \\ f = 1 \; kHz; \; B = 200 \; Hz \\ \\ \hline \textbf{Transistor TR2} \\ \\ V_{CB} = 0 \; V; \; I_E = -250 \; mA \qquad - \qquad - \qquad - \\ \hline V_{CB} = 0 \; V; \; I_E = -10 \; \mu A \qquad -400 - \qquad - \\ h_{FE} \qquad DC \; \text{current gain} \qquad V_{CE} = -5 \; V; \; I_C = -2 \; mA \\ \end{array}$	
$\begin{array}{c} I_{C} = -200 \; \mu A; R_{S} = 2 \; k\Omega; \\ f = 1 \; kHz; \; B = 200 \; Hz \\ \\ \hline \textbf{Transistor TR2} \\ \hline V_{EBS} \qquad \text{emitter-base voltage} \qquad \begin{array}{c} V_{CB} = 0 \; V; \; I_{E} = -250 \; \text{mA} & - & - \\ \hline V_{CB} = 0 \; V; \; I_{E} = -10 \; \mu A & -400 \; - \\ \hline \end{array}$ $\begin{array}{c} h_{FE} \qquad \text{DC current gain} \qquad V_{CE} = -5 \; V; \; I_{C} = -2 \; \text{mA} \end{array}$	0 dB
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$V_{CB} = 0 \text{ V; } I_E = -10 \mu\text{A} \qquad -400 \text{ -}$ $h_{FE} \qquad DC \text{ current gain} \qquad V_{CE} = -5 \text{ V; } I_C = -2 \text{ mA}$	
h_{FE} DC current gain $V_{CE} = -5 \text{ V}; I_C = -2 \text{ mA}$	-1.5 V
	mV
BCV62 100 - 8	
	800
BCV62A 100 - 2	250
BCV62B 220 - 4	75
BCV62C 420 - 8	800
Transistors TR1 and TR2	
I_{C1}/I_{E2} current matching $I_{E2} = -0.5 \text{ mA};$ $V_{CE1} = -5 \text{ V};$	
$T_{amb} \le 25 ^{\circ}C$ 0.7 - 1	.3
$T_{amb} \le 150 ^{\circ}C$ 0.7 - 1	.3
I_{E2} emitter current 2 $V_{CE1} = -5 \text{ V}$ [3]	

^[1] V_{BEsat} decreases by about 1.7 mV/K with increasing temperature.

^[2] V_{BE} decreases by about 2 mV/K with increasing temperature.

^[3] Device, without emitter resistors, mounted on an FR4 PCB.

PNP general-purpose double transistors




$$V_{CE} = -5 \text{ V}$$

(1)
$$T_{amb} = 150 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3) $T_{amb} = -55 \, ^{\circ}C$

Fig 1. BCV62A: DC current gain as a function of collector current; typical values




$$V_{CE} = -5 \text{ V}$$

(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3) $T_{amb} = 150 \, ^{\circ}C$

Fig 2. BCV62A: Base-emitter voltage as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1)
$$T_{amb} = 150 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3) $T_{amb} = -55 \, ^{\circ}C$

Fig 3. BCV62A: Collector-emitter saturation voltage as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B} = 20$$


(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3) $T_{amb} = 150 \, ^{\circ}C$

Fig 4. BCV62A: Base-emitter saturation voltage as a function of collector current; typical values

PNP general-purpose double transistors




$$V_{CE} = -5 \text{ V}$$

(1)
$$T_{amb} = 150 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 5. BCV62B: DC current gain as a function of collector current; typical values




$$V_{CE} = -5 \text{ V}$$

(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = 150 \, ^{\circ}C$$

Fig 6. BCV62B: Base-emitter voltage as a function of collector current; typical values




$$I_C/I_B = 20$$

(1)
$$T_{amb} = 150 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 7. BCV62B: Collector-emitter saturation voltage as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B} = 20$$


(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = 150 \, ^{\circ}C$$

Fig 8. BCV62B: Base-emitter saturation voltage as a function of collector current; typical values

PNP general-purpose double transistors




$$V_{CE} = -5 \text{ V}$$

(1)
$$T_{amb} = 150 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3) $T_{amb} = -55 \, ^{\circ}C$

Fig 9. BCV62C: DC current gain as a function of collector current; typical values




$$V_{CE} = -5 \text{ V}$$

(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3) $T_{amb} = 150 \, ^{\circ}C$

Fig 10. BCV62C: Base-emitter voltage as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1)
$$T_{amb} = 150 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3) $T_{amb} = -55 \, ^{\circ}C$

Fig 11. BCV62C: Collector-emitter saturation voltage as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B} = 20$$


(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$


(3) $T_{amb} = 150 \, ^{\circ}C$

Fig 12. BCV62C: Base-emitter saturation voltage as a function of collector current; typical values

PNP general-purpose double transistors



8. Test information




PNP general-purpose double transistors

8.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q101 - Stress test qualification for discrete semiconductors, and is suitable for use in automotive applications.

Package outline 9.



10. Packing information

Table 9. **Packing methods**


The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description		Packing	quantity
			3000	10000	
BCV62	SOT143B	4 mm pitch, 8 mm tape and reel		-215	-235
BCV62A					
BCV62B					
BCV62C					

^[1] For further information and the availability of packing methods, see Section 14.

PNP general-purpose double transistors

11. Soldering



PNP general-purpose double transistors

12. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BCV62 v.4	20100726	Product data sheet	-	BCV62_3
Modifications:		of this data sheet has been of NXP Semiconductors.	redesigned to comply v	vith the new identity
	 Legal texts 	have been adapted to the n	ew company name whe	ere appropriate.
	 Section 1 "F 	Product profile": amended		
	Section 3 "Control of the section of the secti	Ordering information": added	t l	
	 Section 4 "N 	Marking": updated		
	• Figure 1, 2,	3, 4, 5, 6, 7, 8, 9, 10, 11 an	d <u>12</u> : added	
	Section 8 "	Test information": added		
	• <u>Figure 16</u> : s	superseded by minimized pa	ckage outline drawing	
	Section 10	"Packing information": adde	d	
	 Section 11 ' 	<u>'Soldering"</u> : added		
	Section 13	"Legal information": updated	i	
BCV62_3	19990408	Product specification	-	BCV62_CNV_2
BCV62_CNV_2	19970618	Product specification	-	-

PNP general-purpose double transistors

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

13.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

BCV62

PNP general-purpose double transistors

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PNP general-purpose double transistors

15. Contents

1	Product profile
1.1	General description 1
1.2	Features and benefits
1.3	Applications
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Marking 2
5	Limiting values 3
6	Thermal characteristics 3
7	Characteristics
8	Test information 8
8.1	Quality information 9
9	Package outline
10	Packing information 9
11	Soldering 10
12	Revision history
13	Legal information
13.1	Data sheet status
13.2	Definitions
13.3	Disclaimers
13.4	Trademarks13
14	Contact information
15	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.