# International **IPR** Rectifier

Preliminary Data Sheet No. PD60169-E

IR2159(S) IR21591(S)

#### Features

- Ballast control and half-bridge driver in one IC
- Transformer-less lamp power sensing
- Closed-loop lamp power control
- Closed-loop preheat current control
- Programmable preheat time
- Programmable preheat current
- Programmable ignition-to-dim time
- 0.5 to 5VDC dimming control input
- Min and max lamp power adjustments
- Programmable minimum frequency
- Internal current sense blanking
- Full lamp fault protection

### Description

- Brown-out protection
- Automatic restart
- Micro-power startup
- Zener clamped Vcc
- Over-temperature protection
- 16-pin DIP and SOIC package types

**DIMMING BALLAST CONTROL IC** 

Parameter	IR2159	IR21591
Deadtime	1.8us	1.0us
Frequency	See	See
Range	Graph 3	Graph 4

#### Packages

Description: The IR2159/IR21591 are complete dimming ballast controllers and 600V half-bridge drivers all in one IC. The architecture includes phase control for transformer-less lamp power sensing and regulation which minimizes changes needed to adapt non-dimming ballasts for dimming. Externally programmable features such as preheat time and current, ignition-to-dim time, and a complete dimming interface with minimum and maximum settings provide a high degree of flexibility for the ballast design engineer. Protection from failure of a lamp to strike, filament failures, thermal overload, or lamp failure during normal operation, as well as an automatic restart function, have been included in the design. The heart of this control IC is a voltage-controlled oscillator with externally programmable minimum frequency. The IR2159/IR21591 are available in both 16 pin DIP and 16 pin narrow body SOIC packages.



### **Typical Connection**



#### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units	
VB	High side floating supply voltage	-0.3	625		
VS	High side floating supply offset voltage	V <sub>B</sub> - 25	V <sub>B</sub> + 25		
V <sub>HO</sub>	High side floating output voltage		V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3	, v
V <sub>LO</sub>	Low side output voltage	-0.3	V <sub>CC</sub> + 0.3	Ť	
IOMAX	Maximum allowable output current (either o	output)	-500	500	m۸
	due to external power transistor miller effect				
V <sub>VCO</sub>	Voltage controlled oscillator input voltage		-0.3	6.0	V
ICPH	CPH current		-5	5	mA
VIPH	IPH voltage		-0.3	5.5	
V <sub>DIM</sub>	Dimming control pin input voltage		-0.3	5.5	
VMAX	Maximum lamp power setting pin input volt	-0.3	5.5	l v	
V <sub>MIN</sub>	Minimum lamp power setting pin input volta	-0.3	5.5		
V <sub>CS</sub>	Current sense input voltage	-0.3	5.5		
I <sub>SD</sub>	Shutdown pin current	-5	5	_	
Icc	Supply current (note 1)	_	25	mA	
dV/dt	Allowable offset voltage slew rate		-50	50	V/ns
PD	Package power dissipation @ $T_A \le +25^{\circ}C$	(16 pin DIP)	_	1.60	10/
	$P_{D} = (T_{JMAX}-T_{A})/Rth_{JA} $ (16 pin SOIC)		_	1.25	VV I
Rth <sub>JA</sub>	Thermal resistance, junction to ambient	(16 pin DIP)	_	75	90044
		(16 pin SOIC)	_	115	°C/W
TJ	Junction temperature		-55	150	
Τ <sub>S</sub>	Storage temperature		-55	150	°C
TL	Lead temperature (soldering, 10 seconds)	-	300		

Note 1: This IC contains a zener clamp structure between the chip V<sub>CC</sub> and COM which has a nominal breakdown voltage of 15.6V (V<sub>CLAMP</sub>). Please note that this supply pin should not be driven by a DC, low impedance power source greater than the diode clamp voltage (V<sub>CLAMP</sub>) as specified in the Electrical Characteristics section.

#### **Recommended Operating Conditions**

For proper operation the device should be used within the recommended conditions.

Symbol	Definition	Min.	Max.	Units		
V <sub>BS</sub>	High side floating supply voltage	V <sub>CC</sub> - 0.7	VCLAMP			
VS	Steady state high side floating supply offset voltage	-1	600	V		
Vcc	Supply voltage	V <sub>CCUV+</sub>	VCLAMP (15.6)			
ICC	Supply current	note 2	10	mA		
V <sub>VCO</sub>	VCO pin voltage	0	5			
V <sub>DIM</sub>	DIM pin voltage	0	5	V		
V <sub>MAX</sub>	MAX pin current (note 3)	-750	0	μΑ		
V <sub>MIN</sub>	MIN pin voltage	1	3	V		
R <sub>FMIN</sub>	Minimum frequency setting resistance	10	100	kΩ		
I <sub>SD</sub>	Shutdown pin current	-1	1			
ICS	Current sensing pin current	-1	1			
TJ	Junction temperature	-40	125	°C		

Note 2: Enough current should be supplied into the VCC lead to keep the internal 15.6V zener clamp diode on this lead regulating its voltage, V<sub>CLAMP</sub>.

Note 3: The MAX lead is a voltage-controlled current source. For optimum dim interface current mirror performance, this current should be kept between 0 and 750μA.

#### **Electrical Characteristics**

 $V_{CC} = V_{BS} = V_{BIAS} = 14V + -0.25V, V_{CS} = 0.5V, V_{SD} = 0.0V, R_{FMIN} = 40k, C_{VCO} = 10 \text{ nF}, V_{DIM} = 0.0V, R_{MAX} = 33k, R_{MIN} = 56k, V_{CPH} = 0.0V, C_{LO,HO} = 1000 \text{pF}, T_A = 25^{\circ}\text{C}$  unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
Supply C	Characteristics		<u>.</u>	<u>.</u>		
V <sub>CCUV+</sub>	V <sub>CC</sub> supply undervoltage positive going threshold	12.0	12.5	13.0		
VCCHYS	V <sub>CC</sub> supply undervoltage lockout hysteresis	1.5	1.6	1.7		
IQCCUV	UVLO mode quiescent current	—	200	—		$V_{CC} = 10V$
IQCCFLT	Fault-mode quiescent current		240	_		SD=5V, CS=2V, or
						Tj > Tsd
IQCCFMIN	V <sub>CC</sub> supply current @ FMIN (IR2159)	—	5.6	—		$V_{VCO} = 0V$
IQCCFMAX	V <sub>CC</sub> supply current @ FMAX (IR2159)	—	6.6	—		$V_{VCO} = 5V$
IQCCFMIN	V <sub>CC</sub> supply current @ FMIN (IR21591)	—	5.4	—		$V_{VCO} = 0V$
IQCCFMAX	V <sub>CC</sub> supply current @ FMAX (IR21591)	—	6.8	—		$V_{VCO} = 5V$
VCLAMP	V <sub>CC</sub> zener shunt clamp voltage	14.5	15.6	16.5	V	$I_{CC} = 10 \text{mA}$

**Electrical Characteristics (cont.)**   $V_{CC} = V_{BS} = V_{BIAS} = 14V + 0.25V$ ,  $V_{CS} = 0.5V$ ,  $V_{SD} = 0.0V$ ,  $R_{FMIN} = 40k$ ,  $C_{VCO} = 10 \text{ nF}$ ,  $V_{DIM} = 0.0V$ ,  $R_{MAX} = 33k$ ,  $R_{MIN} = 56k$ ,  $V_{TPH} = 0.0V$ ,  $C_{LO,HO} = 1000$  pF,  $T_A = 25^{\circ}$ C unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
Floating	Supply Characteristics					
I <sub>QBS0</sub>	Quiescent V <sub>BS</sub> supply current	—	0	-		$V_{HO} = V_S$
I <sub>QBS1</sub>	Quiescent V <sub>BS</sub> supply current	—	30	_		V <sub>HO</sub> = V <sub>B</sub>
VBSMIN	Minimum required VBS voltage for proper HO functionality	_	4	5	V	
I <sub>LK</sub>	Offset supply leakage current	—	—	50	μA	$V_{B} = V_{S} = 600V$
Oscilla	tor I/O Characteristics					
f <sub>VCO</sub>	VCO frequency range (IR2159)		25	—		V <sub>VCO</sub> =0V, RFMIN=39KΩ
	(See graph 3)	-	95	_		V <sub>VCO</sub> =5V, RFMIN=10KΩ
fvco	VCO frequency range (IR21591)		30	—		V <sub>VCO</sub> =0V, RFMIN=68KΩ
	(See graph 4)		230	—		Vvco=5V, RFMIN=10KΩ
d	Gate drive outputs duty cycle	—	50	—	%	V <sub>VCO</sub> = 0V
VVCOFLT	Fault-mode VCO pin voltage (UVLO, shutdown, over-current/temp.)	_	5		V	
IVCOPH	Preheat mode VCO pin discharge current	—	1.0	—		VCPH < 5V
IVCODIM	Dim mode VCO pin discharge current	-	16.0	—	ļ	
					_	
IVCOPK	Amplitude control VCO pin charging current	—	60.0	—	μΑ	V <sub>CPH</sub> < 5V, V <sub>CS</sub> >V <sub>IPH</sub>
<b>t</b> DTLO	LO output deadtime (IR2159)	—	1.8	—		
tdth0	HO output deadtime (IR2159)	—	1.8	_		
tdtlo	LO output deadtime (IR21591)	—	1.0	_		
<b>t</b> DTHO	HO output deadtime (IR21591)	—	1.0	_		
Gate D	river Output Characteristics					
VOL	Low-level output voltage	_	—	100	m\/	
Voh	High-level output voltage	—	_	100	IIIV	VBIAS - VO
tr	Turn-on rise time	_	—	150		
tf	Turn-off fall time		_	100	ns	

**Electrical Characteristics (cont.)**   $V_{CC} = V_{BS} = V_{BIAS} = 14V + 0.25V$ ,  $V_{CS} = 0.5V$ ,  $V_{SD} = 0.0V$ ,  $R_{FMIN} = 40k$ ,  $C_{VCO} = 10 \text{ nF}$ ,  $V_{DIM} = 0.0V$ ,  $R_{MAX} = 33k$ ,  $R_{MIN} = 56k$ ,  $V_{TPH} = 0.0V$ ,  $C_{LO,HO} = 1000$  pF,  $T_A = 25^{\circ}$ C unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
Preheat	Characteristics					
ICPH	CPH pin charging current	_	1.3	_	μA	
VCPHIGN	CPH pin ignition mode threshold voltage	—	5.0	_		
VCPHCLMP	CPH pin clamp voltage	—	10	_		
IIPH	IPH pin DC source current	—	25.0	_	μA	IIPH = 1/RFMIN
VCSTH	Peak preheat current regulation threshold	—	0.7	_	V	VCSTH =(IIPH) x (RIPH)
VCPHFLT	CPH pin voltage during UVLO or fault		0.0		V	SD = 5V, or CS = 2V, or Tj > TSD
Ignition	Characteristics					
Vcsth	Peak over current threshold	_	1.6	_	V	VCPH < 5V
Protect	ion Characteristics					
V <sub>SDTH+</sub>	Rising shutdown pin threshold voltage	-	2.0	_		
VVDCTH+	Rising VDC pin threshold voltage	_	5.1			
VSDHYS	SD threshold hysteresis		150	—	mV	
VVDCHYS	VDC threshold hysteresis	_	2.1			
VSDCLMP	SD pin clamp voltage	—	7.6	—	V	ISD = 100mA
VCSTH	Peak over-current latch threshold voltage	—	1.6	—		V <sub>CPH</sub> > 5.1V
T <sub>SD</sub>	Thermal shutdown junction temperature	-	165		°C	
Phase C	Control					
VCSTHZX	Zero-crossing threshold voltage	_	0.0	_	V	
R <sub>FB</sub>	Phase control FB resistor (Internal)	_	5.7	—	kΩ	
t <sub>Blank</sub>	Zero-crossing internal blank time	—	400	—	ns	
Dimmin	g Interface					
VDIMOFF	DIM pin offset voltage	—	0.5	—		
V <sub>DIM</sub>	DIM pin input voltage range	0.0	_	5.0		
VMINMIN	DIM minimum reference voltage (MIN pin)	—	1.0	—		V <sub>DIM</sub> = 5V
VMINMAX	DIM maximum reference voltage (MIN pin)	—	3.0	—		V <sub>DIM</sub> = 0V
VDIMTH	DIM mode VCO Threshold (IR2159)	—	0.5	—		
VDIMTH	DIM mode VCO Threshold (IR21591)	—	1.1	—		
Minimur	n Frequency Setting					
V <sub>FMIN</sub>	FMIN pin voltage during normal operation	_	5.1	_	V	
VFMINFLT	FMIN pin voltage during fault mode     0.0     V     SD = 5 or T				SD = 5V, or CS = 2V, or Tj > TSD	

International **TOR** Rectifier

### **Block Diagram**



### Lead Assignments & Definitions

	Pin Assignme	nts		Pin #	Symbol	Description
				1	VDC	Line input voltage detection
				2	VCO	Voltage controlled oscillator Input
VDC		16	но	3	CPH	Preheat timing input
VCO	2	15	vs	4	DIM	0.5 to 5VDC dimming control input
		Ë		5	MAX	Maximum lamp power setting
CPH	3	14	VB	6	MIN	Minimum lamp power setting
	4	12	VCC	7	FMIN	Minimum frequency setting
DIN	4	13	VCC	8	IPH	Peak preheat current reference
MAX	5	12	СОМ	9	SD	Shutdown input
				10	CS	Current sensing input
MIN	6	11	LO	11	LO	Low-side gate driver output
FMIN	7	10	CS	12	COM	IC power & signal ground
		P	00	13	VCC	Logic & low-side gate driver supply
IPH	8	9	SD	14	VB	High-side gate driver floating supply
	L	1		15	VS	High voltage floating return
				16	HO	High-side gate driver output

International

![](_page_6_Figure_2.jpeg)

International

### **Timing Diagram**

Non-strike fault condition with lamp exchange

![](_page_7_Figure_4.jpeg)

## International

![](_page_8_Figure_2.jpeg)

## International

![](_page_9_Figure_2.jpeg)

Graph 1. Frequency vs V<sub>VCO</sub> (IR2159)

![](_page_9_Figure_4.jpeg)

Graph 2. Frequency vs V<sub>VCO</sub> (IR21591)

![](_page_9_Figure_6.jpeg)

Graph 3. Frequency vs R<sub>FMIN</sub> (IR2159)

![](_page_9_Figure_8.jpeg)

Graph 4. Frequency vs R<sub>FMIN</sub> (IR21591)

![](_page_10_Picture_1.jpeg)

![](_page_10_Figure_2.jpeg)

Graph 5. Frequency vs R<sub>FMIN</sub> (IR2159)

![](_page_10_Figure_4.jpeg)

![](_page_10_Figure_5.jpeg)

![](_page_10_Figure_6.jpeg)

Graph 7. I<sub>MIN</sub> vs R<sub>FMIN</sub> (IR2159/IR21591)

![](_page_10_Figure_8.jpeg)

![](_page_10_Figure_9.jpeg)

## International

#### 0 30 RFMIN=39K -15 25 RFMIN= -30 ¢pllvsl∕Vvsl 20 RFMIN=27K R<sub>MIN</sub> (KΩ) -45 15 RFMIN=20K -60 RFMIN=16K 10 -75 RFMIN=10K -90 5 1 1.25 1.5 1.75 2 2.25 2.5 2.75 3 2 2.2 2.4 2.6 3 2.8 V<sub>MIN</sub> (V) V<sub>MIN</sub> (V) Graph 9. $\varphi$ II<sub>VS</sub>/V<sub>VS</sub>I vs V<sub>MIN</sub> (IR2159/IR21591) Graph 10. R<sub>MIN</sub> vs V<sub>MIN</sub> 3 150 140 2.5 2 130 Ісрн μА IMIN µA 1.5 120 110 1 100 0.5 90 0 0 25 -25 50 75 125 100 -25 0 25 50 75 125 100 Temperature °C Temperature °C

Graph 11. I<sub>CPH</sub> vs Temperature (IR2159/IR21591)

IR2159/IR21591 (S)

Graph 12. IMIN vs Temperature (IR2159/IR21591)

![](_page_12_Figure_1.jpeg)

![](_page_12_Figure_2.jpeg)

Graph 13. IIPH vs Temperature (IR2159/IR21591)

![](_page_12_Figure_4.jpeg)

Graph 15. Frequency vs Temperature V<sub>VCO</sub>= 0V (IR2159/IR21591)

![](_page_12_Figure_6.jpeg)

Graph 14. VFMIN vs Temperature (IR2159/IR21591)

![](_page_12_Figure_8.jpeg)

Graph 16. Frequency vs Temperature V<sub>VCO</sub>= 2V (IR2159/IR21591)

www.irf.com

13

![](_page_13_Figure_2.jpeg)

Graph 17. Dead Time vs Temperature (IR2159/IR21591)

![](_page_14_Picture_1.jpeg)

#### **Functional Description**

#### **Phase Control**

To understand phase control, a simplified model for the ballast output stage is used (Figure 1). The lamp and filaments are replaced with resistors, with the lamp inserted between the filament resistors (R1, R2, R3 and R4).

![](_page_14_Figure_5.jpeg)

Figure 1, Dimming ballast output stage.

During preheat and ignition (Figure 2), the circuit is a high-Q series LC with a strong input current to input voltage phase inversion from +90 to -90 degrees at the resonance frequency. For operating frequencies slightly above resonance and higher, the phase is fixed at -90 degrees for the duration of preheat and ignition. During dimming, the circuit is an L in series with a parallel R and C, with a weak phase inversion at high lamp power and a strong phase inversion at low lamp power.

![](_page_14_Figure_8.jpeg)

Figure 2, Typical output stage transfer function for different lamp power levels.

In the time domain (Figure 3), the input current is shifted -90 degrees from the input half-bridge voltage during preheat and ignition, and somewhere between 0 and -90 degrees after ignition during running. Zero phase-shift corresponds to maximum power

![](_page_14_Figure_11.jpeg)

Figure 3, Typical ballast output stage waveforms.

When the phase is calculated and plotted versus lamp power (Figure 4), the result is a linear dimming curve, even down to ultra-low light levels where the resistance of the lamp can change by orders of magnitude.

International

![](_page_15_Figure_2.jpeg)

Figure 4, Lamp power vs. phase of output stage.

#### Under-voltage Lock-Out (UVLO)

The IR2159 undervoltage lock-out is designed to maintain an ultra low quiescent current of less than 200uA, while guaranteeing the IC is fully functional before the high and low side output drivers are activated. Figure 5 shows an efficient supply voltage using the start-up current of the IR2159 together with a charge pump from the ballast output stage (R1, C1, C2, D1 and D2).

![](_page_15_Figure_6.jpeg)

Figure 5, Typical application of start-up circuitry.

The start-up capacitor (C1) is charged by current through resistor (R1) minus the start-up current drawn by the IC. This resistor is typically chosen to provide 2X the maximum start-up current at low line to guarantee start-up under the worst case condition. Once the capacitor voltage reaches the start-up threshold, and, the voltage on pin VDC is above 5.1V (see Brown-out Protection), the IC turns on and HO and LO begin to oscillate. The capacitor begins to discharge due to the increase in IC operating current (Figure 6).

![](_page_15_Figure_9.jpeg)

Figure 6, Start-up capacitor (C1) voltage.

During the discharge cycle, the rectified current from the charge pump charges the capacitor above the minimum operating voltage of the device and the charge pump and internal 15.6V zener clamp of the IC take over as the supply voltage. The start-up capacitor and snubber capacitor must be selected such that worst case IC conditions are satisfied. A bootstrap diode (D3) and supply capacitor (C3) comprise the supply voltage for the high side driver circuitry. To guarantee that the high-side supply is charged up before the first pulse on pin HO, the first pulse from the output drivers comes from the LO pin. During UVLO, the high and low side driver outputs are low, pin VCO is pulled-up internally to 5V resetting the starting frequency to the maximum, and pin CPH is short-circuited internally to COM resetting the preheat time.

#### **Brown-out Protection**

In addition to the voltage on VCC being above the start-up threshold, pin VDC must also be above 5.1V for HO and LO to begin oscillating. A voltage divider (R3,RVDC) from the rectified AC line connected to pin VDC measures the rectified AC line input voltage to the ballast and programs the turn-on and turn-off line voltages. A filter capacitor (CVDC) is also connected to pin VDC that must be chosen such that the ripple is low enough and the lower turn-off threshold of 3V is not crossed during normal line conditions. This detection is necessary due to the possibility of the lamp extinguishing during low-line conditions before the IC is properly reset. Should a brownout occur, the DC bus can drop to a level below the minimum required for the tank circuit to maintain the necessary lamp voltage. This detection will insure a clean turn-off before the DC bus drops too low and properly resets the IC to the preheat mode when the line returns.

#### Preheat (PH)

The IR2159 enters preheat mode when VCC exceeds the UVLO+ threshold and VDC exceeds 5.1V. HO and LO begin to oscillate at the maximum operating frequency with 50% duty cycle and at the internally set dead-time of 2us. Pin CPH is disconnected from COM and an internal 1uA current source (Figure 7) charges the external timing capacitor on CPH linearly.

![](_page_16_Figure_6.jpeg)

Figure 7, IR2159 preheat circuitry.

An internal 1uA current source slowly discharges the external capacitor on pin VCO and the voltage on pin VCO begins to decrease. This decreases the frequency, which, for operating frequencies above resonance, increases the load current. When the peak voltage measured on pin CS, produced by a portion of the load current flowing through an external sense resistor (RCS), exceeds the voltage level on pin IPH, a 60uA internal current source is connected to pin VCO and the capacitor charges (Figure 8). This forces the frequency to increase and the load current to decrease. When the voltage on pin CS decreases below IPH, the 60uA current source is disconnected and the frequency decreases again.

## International

![](_page_17_Figure_2.jpeg)

Figure 8, Peak load current regulation timing diagram.

This feedback keeps the peak preheat current regulated to the user-programmable setting on pin IPH for the duration of the preheat time. An internal current source connected to an external resistor on pin IPH sets a voltage reference for the peak pre-heat current. The pre-heat time continues until the voltage on pin CPH exceeds 5V.

#### Ignition (IGN)

The IR2159 enters ignition mode when the voltage on pin CPH exceeds 5V. The peak current regulation reference voltage is disconnected from the user-programmable setting on pin IPH and is connected to a higher internal threshold of 1.6V (Figure 9).

![](_page_17_Figure_7.jpeg)

Figure 9, IR2159 ignition circuitry.

The ignition ramp is then initiated as the capacitor on pin VCO discharges linearly through an internal 1uA current source. The frequency decreases linearly towards the resonance frequency of the high-Q ballast output stage, causing the lamp voltage and load current to increase (Figure 10). The frequency continues to decrease until the lamp ignites or the current limit of the IR2159 is reached. If the current limit is reached, the IR2159 enters FAULT mode. The 1.6V threshold together with the external current sensing resistor on pin CS determine the maximum allowable peak ignition current (and therefore peak ignition voltage) of the ballast output stage. The peak ignition current must not exceed the maximum allowable current ratings of the output stage MOSFETs or IGBTs, and, the resonant inductor must not saturate at any time.

Should the lamp ignite, the frequency continues to decrease until the voltage on pin VCO reaches VDIMTH, corresponding to the minimum operating frequency set by the external resistor on pin FMIN,

## International

## IR2159/IR21591 (S)

and the IR2159 enters DIM mode and the phase control loop is closed.

![](_page_18_Figure_3.jpeg)

Figure 10, IR2159 ignition timing diagram.

For a reliable ignition with minimal start-up flash, the resistor on FMIN should be set to 5kHz lower than the ignition frequency or the 100% brightness dimming frequency, whichever is lower.

#### Ignition-to-Dim (IGN-to-DIM)

When the VCO decreases below VDIMTH, the IR2159 enters dim mode. The phase control loop is closed and the phase of the load current is regulated against the user control input on pin DIM. To control the rate at which the dim setting changes from maximum brightness to the user setting (IGN-TO-DIM time, Figure 10), pin DIM is connected internally to pin CPH when the IR2159 enters DIM mode. The resistor on pin DIM (RDIM) discharges the capacitor on pin CPH down to the user dim setting. The resistor can be selected for a fast time constant to minimize the amount of flash visible over the lamp just after ignition, or, a long time constant such that the brightness ramps

down smoothly to the user setting. Should the ignition-to-dim time be too fast, however, the loop can respond faster than the ionization constant of the lamp (milliseconds) causing the VCO to over-shoot. This can result in a frequency that is higher than the minimum brightness frequency and can extinguish the lamp. The capacitor on pin CPH serves multiple functions by setting the preheat time, the travel rate just after ignition (together with resistor RDIM), and, serving as a filter capacitor on pin DIM during dimming to increase high-frequency noise immunity and minimize component count.

#### Dimming (DIM)

To regulate lamp power, the error between the reference phase and the phase of the output stage current forces the VCO to steer the frequency in the proper direction, as determined by the transfer function of the output stage, such that the error is forced to zero. An internal 15uA current source is connected to pin VCO during dimming mode (Figure 11) to discharge the VCO capacitor and decrease the frequency towards lock.

![](_page_18_Figure_11.jpeg)

Figure 11, IR2159 dimming circuitry.

## International

Once lock is achieved, the phase detector (PDET) outputs short pulses to an open-drain PMOS that charges the VCO capacitor through an internal resistor (RFB) each time an error pulse occurs (Figure 12). This action "nudges" the integrator at the input of the VCO to keep the phase of the output stage current exactly locked in phase with the reference.

![](_page_19_Figure_3.jpeg)

Figure 12, Phase control timing diagram.

The IR2159 includes a dimming interface for analog lamp power control. The DIM pin input requires a voltage in the range of 0.5 to 5VDC, with 5V corresponding to minimum phase shift (maximum lamp power). The output of the dim interface is the voltage on pin MIN, which is compared with the internal timing capacitor (CT) voltage to produce a frequency-independent digital reference phase (Figure 13).

![](_page_19_Figure_6.jpeg)

Figure 13, Dimming interface

The charging time of CT from 1V to 5.1V determines the on-time of output gate drivers HO and LO and corresponds to -180 degrees of possible phase shift in load current (minus deadtime). For the 0 to -90 degree dim range, the voltage on pin MIN is bounded between 1V and 3V using pins MIN and MAX. An external resistor on pin MAX programs the minimum phase shift reference (maximum lamp power) corresponding to 5V on pin DIM, and an external resistor on pin MIN sets the maximum phase shift (minimum lamp power) corresponding to 0.5V on pin DIM.

#### **Current Sensing**

During dimming, the current sensing circuitry (Figure 14) detects over-current which can occur during hard-switching (see Fault section), and zero-crossing to measure the phase of the total load current. To reject any switching noise which can occur at the turn-on of the low-side MOSFET or IGBT, a digital current sense blanking circuit blanks out the signal from the zero-crossing

## International **IGR** Rectifier

detection comparator for 400ns after LO goes 'high' (Figure 15).

![](_page_20_Figure_3.jpeg)

Figure 14, Current sensing circuitry.

The internal blank time reduces the dimming range slightly (Figure 15) when operating at minimum phase shift (maximum lamp power). The external programming resistor on pin MAX must be selected such that the minimum phase shift is set a safe margin away from the blank time. A series resistor (R1) is required to limit the amount of current flowing out of pin CS when the voltage across RCS goes below -0.7V. A filter capacitor at pin CS may be required due to other possible asynchronous noise sources present in the ballast system.

![](_page_20_Figure_6.jpeg)

Figure 15, Current sense timing diagram.

#### Fault Mode (FAULT)

During dimming, the peak current regulation circuit active during preheat and ignition is disabled. Should non-zero voltage switching at the output of the half-bridge occur (Figure 16), high current spikes will result. A lamp filament failure, lamp end-of-life, lamp removal, or a deadtime shorter than what is required for commutation, can all cause hard-switching.

![](_page_20_Figure_10.jpeg)

Figure 16, hard-switching with latch off

Should the peak voltage on pin CS exceed 1.6V at any time during dimming, the IR2159 enters FAULT mode and the high and low-side driver outputs, HO and LO, are both turned off . Cycling the supply voltage on VCC below or the voltage on pin SD will reset the IR2159 to preheat (PH) mode (see STATE DIAGRAM).

#### **Ballast Design**

#### Lamp Requirements

Before selecting component values for the ballast output stage and the programmable inputs of the IR2159, the following lamp requirements must first be defined:

Variable	Description	Units
$I_{ph}$	Filament pre-heat current	Arms
t <sub>ph</sub>	Filament pre-heat time	s
$V_{ph_{ m max}}$	Maximum lamp pre-heat voltage	Vpp
V <sub>ign</sub>	Lamp ignition voltage	Vpp
$P_{100\%}$	Lamp power at 100% brightness	W
$V_{100\%}$	Lamp voltage at 100% brightness	Vpp
$P_{1\%}$	Lamp power at 1% brightness	W
$V_{1\%}$	Lamp voltage at 1% brightness	Vpp
I <sub>Cathmin</sub>	Minimum cathode heating current	Arms

Table I, Typical lamp requirements

#### **Ballast Output Stage**

The components comprising the output stage are selected using a set of equations. Different ballast operating frequencies and their respective voltages and currents are calculated.

The inductor and capacitor values are obtained using equations (2) through (7). The results of these equations reveal the location of each operating frequency and the corresponding voltages and currents. For a given L, C, DC bus voltage, and pre-heat current, the resulting voltage over the lamp during pre-heat is given as:

$$V_{ph} = \left[ \left( \frac{2V_{DC}}{\pi} \right)^2 + \frac{8L}{C} I_{ph}^2 \right]^{\frac{1}{2}} - \frac{2V_{DC}}{\pi}$$
(2)

The resulting operating frequency during pre-heat is given as:

$$f_{ph} = \frac{\sqrt{2I_{ph}}}{\pi C V_{ph}}$$
[Hz] (3)

The resulting operating frequency during ignition is given as:

$$f_{ign} = \frac{1}{2\pi} \sqrt{\frac{1 + \frac{4}{\pi} V_{DC}}{V_{ign}}}_{LC}}$$
[Hz] (4)

The total load current during ignition is given as:

$$I_{ign} = f_{ign} C V_{ign} 2\pi \qquad [App] \quad (5)$$

## International **ICR** Rectifier

The operating frequency [Hz] at maximum lamp power is given as:

$$f_{1006} = \frac{1}{2\pi} \sqrt{\frac{1}{LC} - \frac{32P_{1006}^2}{C^2 V_{1006}^4} + \sqrt{\left[\frac{1}{LC} - \frac{32P_{1006}^2}{C^2 V_{1006}^4}\right]^2 - \frac{1 - \left(\frac{4V_{DC}}{V_{1006}\pi}\right)^2}{L^2 C^2}}$$
(6)

The cathode heating current at minimum lamp power is given as:

$$I_{Cath_{1\%}} = \frac{V_{1\%}f_{1\%}\pi C}{\sqrt{2}}$$
(7)

#### **Design Constraints**

The inductor and capacitor values should be iterated until the following design constraints have been fulfilled (Table II).

Design Constraint	Reason				
$V_{ph} < V_{ph_{max}}$	Ignition during pre-				
1 I HAX	heat				
$f_{ph} - f_{ign} > 5kHz$	Production tolerances				
$I_{ign} < I_{ign_{\max}}$	Inductor saturation				
$I_{Cath_{1\%}} \ge I_{Cath_{\min}}$	Lamp extinguishing during dimming				

Table II, Ballast design constraints

#### **IR2159 Programmable Inputs**

In order to program the MIN and MAX settings of the dimming interface, the phase of the output stage current at minimum and maximum lamp power must be calculated. This is obtained using the following equations:

$$f_{\%} = \frac{1}{2\pi} \sqrt{\frac{1}{LC} - \frac{32P_{\%}^2}{C^2 V_{\%}^4}} + \sqrt{\left[\frac{1}{LC} - \frac{32P_{\%}^2}{C^2 V_{\%}^4}\right]^2 - \frac{1 - \left(\frac{4V_{DC}}{V_{\%}\pi}\right)^2}{L^2 C^2}}$$
(8)

$$\varphi_{\%} = \frac{180}{\pi} \tan^{-1} \left[ \left( \frac{V_{\%}^2}{2P_{\%}} C - \frac{2P_{\%}}{V_{\%}^2} L \right) 2\pi f_{\%} - 4 \frac{V_{\%}^2}{P_{\%}} L C^2 \pi^3 f_{\%}^3 \right] \quad (9)$$

With the lamp requirements defined, the L and C of the ballast output stage selected, and the minimum and maximum phase calculated, the component values for setting the programmable inputs of the IR2159 are obtained with the following equations:

$$R_{FMIN} = \frac{(25e-6) - (f_{MIN} - 10000) \cdot (1e-10)}{(f_{MIN} - 10000) \cdot (2e-14)}$$
  
[Ohms] (10)

$$R_{CS} = \frac{2 \cdot (1.6)}{I_{ign}}$$
 [Ohms] (11)

$$R_{IPH} = R_{FMIN} R_{CS} I_{ph} \sqrt{2} \qquad \text{[Ohms]} \qquad (12)$$

$$C_{CPH} = (2.6E - 7)(t_{PH})$$
 [Farads] (13)

$$R_{MIN} = \frac{R_{FMIN}}{4} \left( 1 - \frac{\varphi_{1\%}}{45} \right) \qquad \text{[Ohms]} \qquad \textbf{(14)}$$

$$R_{MAX} = \frac{0.86 \cdot R_{FMIN} \cdot R_{MIN}}{4 \cdot R_{MIN} - R_{FMIN} \cdot \left(1 - \frac{\varphi_{100\%}}{45}\right)}$$
[Ohms] (15)

This ballast design procedure has been summarized into the following 3 steps:

![](_page_23_Figure_3.jpeg)

![](_page_23_Figure_4.jpeg)

![](_page_23_Figure_5.jpeg)

### **Case outline**

International **ISPR** Rectifier

![](_page_24_Figure_2.jpeg)

International ICR Rectifier IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 Data and specifications subject to change without notice. 10/8/2001