RENESAS FemtoClocks[®] Crystal-to-3.3V, 2.5V LVPECL Clock Generator

843031-01

DATA SHEET

GENERAL DESCRIPTION

The 843031-01 is an 10Gb Ethernet Clock Generator and a member of the family of high performance devices from IDT. The 843031-01 uses an 18pF parallel resonant crystal. The 843031-01 has excellent <1ps phase jitter performance, over the 1.875MHz - 20MHz integration range. The 843031-01 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

FEATURES


One differential 3.3V or 2.5V LVPECL output

- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequencies: 280MHz 340MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 312.5MHz, using a 25MHz crystal (1.875MHz 20MHz): 0.46ps (typical)
- Full 3.3V or 2.5V operating supply
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

COMMON CONFIGURATION TABLE

	Inputs		Output Frequency	
Crystal Frequency (MHz)	М	Ν	Multiplication Value M/N	(MHz)
25	25	2	12.5	312.5

BLOCK DIAGRAM



PIN ASSIGNMENT






TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V _{cca}	Power		Analog supply pin.
2	V	Power		Negative supply pin.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	OE	Input	Pullup	Output Enable pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.
8	V _{cc}	Power		Power supply pin.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
	Input Pullup Resistor			51		kΩ

TABLE 3. OE FUNCTION TABLE

Input	Outputs
OE	Q/nQ
0	Hi-Z
1	Enabled

RENESAS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc}	4.6V
Inputs, V	-0.5V to V_{cc} + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	101.7°C/W (0 mps)
Storage Temperature, $T_{_{STG}}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{_{CC}} = 3.3V\pm5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		3.135	3.3	3.465	V
V	Analog Supply Voltage		V _{cc} – 0.12	3.3	3.465	V
	Analog Supply Current				12	mA
I	Power Supply Current				105	mA

Table 4B. Power Supply DC Characteristics, $V_{cc} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		2.375	2.5	2.625	V
V	Analog Supply Voltage		V _{cc} – 0.12	2.5	2.625	V
	Analog Supply Current				12	mA
I	Power Supply Current				90	mA

TABLE 4C. LVCMOS/LVTTL DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	$I_{_{\rm H}}$ Input High Voltage	$V_{cc} = 3.3V$	2		V _{cc} + 0.3	V
v _{ін}		$V_{cc} = 2.5V$	1.7		V _{cc} + 0.3	V
V	Input Low Voltage	$V_{cc} = 3.3V$	-0.3		0.8	V
V		$V_{cc} = 2.5V$	-0.3		0.7	V
I III	Input High Current	$V_{cc} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
I _L	Input Low Current	$V_{cc} = 3.465V \text{ or } 2.625V, V_{iN} = 0V$	-150			μA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{oh}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{ol}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

TABLE 4D. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = 0°C to 70°C

NOTE 1: Outputs terminated with 50 Ω to V $_{\rm cc}$ - 2V.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		22.4	25	27.2	MHz
Equivalent Series Resistance (ESR)				40	Ω
Shunt Capacitance				7	pF
Drive Level				300	mW

TABLE 6A. AC CHARACTERISTICS, $V_{cc} = 3.3V\pm5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		280	312.5	340	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	312.5MHz @ Integration Range: 1.875MHz - 20MHz		0.46		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	150		500	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditons.


NOTE 1: Please refer to the Phase Noise Plots following this section.

Table 6B. AC Characteristics, $V_{cc} = 2.5V \pm 5\%$, Ta = 0°C to 70°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		280	312.5	340	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	312.5MHz @ Integration Range: 1.875MHz - 20MHz		0.48		ps
t _B / t _F	Output Rise/Fall Time	20% to 80%	150		500	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditons. NOTE 1: Please refer to the Phase Noise Plots following this section.

RENESAS







APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 843031-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{cc} and V_{ccA} should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V_{cc} pin and also shows that V_{ccA} requires that an additional10Ω resistor along with a 10µF bypass capacitor be connected to the V_{ccA} pin.




FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The 843031-01 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and making R2 50 Ω .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION

TERMINATION FOR 2.5V LVPECL OUTPUTS

Figure 5A and *Figure 5B* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is very close to ground




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

level. The R3 in Figure 5B can be eliminated and the termination is shown in Figure 5C.




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE



Power Considerations

This section provides information on power dissipation and junction temperature for the 843031-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843031-01 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for V $_{\rm cc}$ = 3.3V + 5% = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 105mA = 363.8mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 363.8mW + 30mW = 393.8mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_{A}$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 7 below. Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

70°C + 0.394W * 90.5°C/W = 105.6°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7. THERMAL RESISTANCE θ_{JA} FOR 8-PIN TSSOP, FORCED CONVECTION

θ _{JA} by Velocity	(Meters per Sec	cond)		
	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W	

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of $V_{cc} - 2V$.

For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$ •

 $(V_{CC MAX} - V_{OH MAX}) = 0.9V$

For logic low, $V_{OUT} = V_{OL MAX} = V_{CC MAX} - 1.7V$ •

 $(V_{_{CC_MAX}} - V_{_{OL_MAX}}) = 1.7V$ Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_{H} = [(V_{\text{oh}_{MAX}} - (V_{\text{cc}_{MAX}} - 2V))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}))/R_{L}] * (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}}) = [(2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}})] + (2V - (V_{\text{cc}_{MAX}} - V_{\text{oh}_{MAX}})]$$

 $[(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$

 $Pd_{L} = [(V_{\text{OL},\text{MAX}} - (V_{\text{CC},\text{MAX}} - 2V))/R_{1}] * (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}) = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}))/R_{1}] * (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}) = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}))/R_{1}] * (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}) = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}))/R_{1}] * (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}) = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}))/R_{1}] * (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}) = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}))/R_{1}] * (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}) = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}))/R_{1}] * (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}) = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}))/R_{1}] * (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}) = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}))/R_{1}] * (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}}) = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}})] + (2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}})] = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}})] + (2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}})] = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}})] + (2V - (V_{\text{CC},\text{MAX}} - V_{\text{OL},\text{MAX}})] = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text{CC},\text{MAX}})] = [(2V - (V_{\text{CC},\text{MAX}} - V_{\text$

 $[(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$ Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

TABLE 8. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 8 Lead TSSOP

θ_{JA} by Velocity	(Meters per Sec	cond)	
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W

TRANSISTOR COUNT

The transistor count for 843031-01 is: 2377

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
SYMBOL	Minimum	Maximum	
N	8		
A		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843031AG-01LF	1A01L	8 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
843031AG-01LFT	1A01L	8 Lead "Lead-Free" TSSOP	tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuraiton and are RoHS compliant.

	REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change		
Α	Т3	2	Added OE Function Table.	1/23/07	
Α	T10	14	Order Information Table - Added Lead Free marking	8/1/07	
А		1	Common Configuration Table - corrected typo in Multiplication Value M/N column from 25 to 12.5.	11/11/08	
A	T10	14	Ordering Information - removed leaded devices. Updated data sheet format.	10/15/15	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>