MOSFET – Power, Single, N-Channel, DPAK 40 V, 101 A

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- MSL 1/260°C
- 100% Avalanche Tested
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

- CPU Power Delivery
- DC-DC Converters
- Motor Driver

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

| Parameter | | | Symbol | Value | Unit |
|---|----------------------|-----------------------|-----------------------------------|---------------|------|
| Drain-to-Source Voltage | | | V _{DSS} | 40 | V |
| Gate-to-Source Voltage | , | | V_{GS} | ±20 | V |
| Continuous Drain Cur- | | T _C = 25°C | I _D | 101 | Α |
| rent (R _{θJC}) (Note 1) | | T _C = 85°C | | 78 | |
| Power Dissipation ($R_{\theta JC}$) (Note 1) | Steady | T _C = 25°C | P_{D} | 93.75 | W |
| Continuous Drain Cur- | State | T _A = 25°C | I _D | 16.4 | Α |
| rent (R _{θJA}) (Note 1) | | T _A = 85°C | | 12.7 | |
| Power Dissipation $(R_{\theta JA})$ (Note 1) | | T _A = 25°C | P _D | 2.5 | W |
| Pulsed Drain Current | t _p =10μs | T _A = 25°C | I _{DM} | 300 | Α |
| Current Limited by Package T _A = 25°C | | | I _{DmaxPkg} | 45 | Α |
| Operating Junction and Storage Temperature | | | T _J , T _{stg} | -55 to 175 | °C |
| Source Current (Body D | iode) | | I _S | 50 | Α |
| Drain to Source dV/dt | | | dV/dt | 6.0 | V/ns |
| Single Pulse Drain-to-Source Avalanche Energy (V_{DD} = 32 V, V_{GS} = 10 V, L = 0.3 mH, $I_{L(pk)}$ = 40 A, R_G = 25 Ω) | | | E _{AS} | 240 | mJ |
| Lead Temperature for So (1/8" from case for 10 s) | oldering Pu | ırposes | TL | 260 | °C |


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

http://onsemi.com


| V _{(BR)DSS} | R _{DS(on)} | I _D |
|----------------------|------------------------|----------------|
| 40 V | 4.4 mΩ @ 10 V | 101 A |
| | 7.8 m Ω @ 5.0 V | 50 A |





CASE 369C DPAK (Bent Lead) STYLE 2

MARKING DIAGRAMS & PIN ASSIGNMENT



A = Assembly Location*

Y = Year

WW = Work Week

5802N = Device Code

G = Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|---|----------------|-------|------|
| Junction-to-Case (Drain) | $R_{	heta JC}$ | 1.6 | °C/W |
| Junction-to-Ambient - Steady State (Note 1) | $R_{	heta JA}$ | 60 | |
| Junction-to-Ambient - Steady State (Note 2) | $R_{	hetaJA}$ | 105 | |

- 1. Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

| Parameter | Symbol | Test Condition | | Min | Тур | Max | Unit |
|--|--------------------------------------|---|--|-----|------|-----------|-------|
| OFF CHARACTERISTICS | • | | | | • | • | • |
| Drain-to-Source Breakdown Voltage | V _{(BR)DSS} | $V_{GS} = 0 \text{ V}, I_D = 10 \mu A$ | | 40 | | | V |
| Drain-to-Source Breakdown Voltage Temperature Coefficient | V _{(BR)DSS} /T _J | | | | 40 | | mV/°C |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{GS} = 0 V, V _{DS} = 40 V | $T_{J} = 25^{\circ}C$ $T_{J} = 150^{\circ}C$ | | | 1.0 50 | μΑ |
| Gate-to-Source Leakage Current | I _{GSS} | V _{DS} = 0 V, V _G | _S = ±20 V | | | ±100 | nA |
| ON CHARACTERISTICS (Note 3) | <u> </u> | | | | l | | • |
| Gate Threshold Voltage | V _{GS(TH)} | $V_{GS} = V_{DS}, I_{D}$ | = 250 μΑ | 1.5 | | 3.5 | V |
| Negative Threshold Temperature Coefficient | V _{GS(TH)} /T _J | | | | -7.4 | | mV/°C |
| Drain-to-Source On Resistance | R _{DS(on)} | V _{GS} = 10 V, I _D = 50 A V _{GS} = 5.0 V, I _D = 50 A | | | 3.6 | 4.4 | mΩ |
| | | | | | 6.5 | 7.8 | |
| Forward Transconductance | gFS | V _{DS} = 15 V, I _D = 15 A | | | 16.8 | | S |
| CHARGES AND CAPACITANCES | | | | | | | |
| Input Capacitance | C _{iss} | | | | 5300 | | pF |
| Output Capacitance | C _{oss} | $V_{GS} = 0 \text{ V, f} = V_{DS} = 1$ | | | 850 | | |
| Reverse Transfer Capacitance | C _{rss} | 55 | | | 550 | | |
| Input Capacitance | C _{iss} | V _{GS} = 0 V, f = | 1.0 MHz, | | 5025 | | pF |
| Output Capacitance | C _{oss} | $V_{DS} = 2$ | 5 V | | 580 | | |
| Reverse Transfer Capacitance | C _{rss} | | | | 400 | | |
| Total Gate Charge | Q _{G(TOT)} | | | | 75 | 100 | nC |
| Threshold Gate Charge | Q _{G(TH)} | V _{GS} = 10 V, V | _{DS} = 15 V, | | 6.0 | | |
| Gate-to-Source Charge | Q _{GS} | $I_D = 50 \text{ A}$ | | | 18 | | |
| Gate-to-Drain Charge | Q_{GD} | | | | 15 | | |
| SWITCHING CHARACTERISTICS (Not | e 4) | | | | | | |
| Turn-On Delay Time | t _{d(on)} | | | | 14 | | ns |
| Rise Time | t _r | V _{GS} = 10 V, V | _{DS} = 20 V, | | 52 | | |
| Turn-Off Delay Time | t _{d(off)} | $I_D = 50 \text{ A}, R_G = 2.0 \Omega$ | | | 39 | | |
| Fall Time | t _f | | | | 8.5 | | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- 4. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)

| | , - | , | , | | | | |
|------------------------------------|-----------------|---|-----------------------|-----|-----|-----|------|
| Parameter | Symbol | Test Cond | ition | Min | Тур | Max | Unit |
| DRAIN-SOURCE DIODE CHARACTERISTICS | | | | | | | |
| Forward Diode Voltage | V_{SD} | V _{GS} = 0 V, I _S = 50 A | T _J = 25°C | | 0.9 | 1.2 | V |
| | | V _{GS} = 0 V, I _S = 20 A | T _J = 25°C | | 0.8 | 1.0 | |
| Reverse Recovery Time | t _{RR} | | | | 25 | | ns |
| Charge Time | ta | V_{GS} = 0 V, dls/dt = 100 A/ μ s, I_S = 50 A | | | 15 | | |
| Discharge Time | tb | | | | 10 | | |
| Reverse Recovery Charge | Q _{RR} | | | | 15 | | nC |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Capacitance Variation

Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 12. Thermal Response

ORDERING INFORMATION

| Order Number | Package | Shipping [†] |
|--------------|-------------------|-----------------------|
| NTD5802NT4G | DPAK (Pb-Free) | 2500 / Tape & Reel |
| NVD5802NT4G* | DPAK (Pb-Free) | 2500 / Tape & Reel |


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.





DATE 31 MAY 2023







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. L3, AND Z.

 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONS D AND E ARE DETERMINED AT THE
 OUTERMOST EXTREMES OF THE PLASTIC BODY.
 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
 DETININAL MOLD ESCALUES.

- OPTIONAL MOLD FEATURE.

| DIM | INC | HES | MILLIM | ETERS |
|-----|-------|-----------|----------|-------|
| MIM | MIN. | MAX. | MIN. | MAX. |
| Α | 0.086 | 0.094 | 2.18 | 2.38 |
| A1 | 0.000 | 0.005 | 0.00 | 0.13 |
| b | 0.025 | 0.035 | 0.63 | 0.89 |
| b2 | 0.028 | 0.045 | 0.72 | 1.14 |
| b3 | 0.180 | 0.215 | 4.57 | 5.46 |
| C | 0.018 | 0.024 | 0.46 | 0.61 |
| c2 | 0.018 | 0.024 | 0.46 | 0.61 |
| D | 0.235 | 0.245 | 5.97 | 6.22 |
| E | 0.250 | 0.265 | 6.35 | 6.73 |
| e | 0.090 | BSC | 2.29 BSC | |
| Н | 0.370 | 0.410 | 9.40 | 10.41 |
| L | 0.055 | 0.070 | 1.40 | 1.78 |
| L1 | 0.114 | REF | 2.90 | REF |
| L2 | 0.020 | 0.020 BSC | | BSC |
| L3 | 0.035 | 0.050 | 0.89 | 1.27 |
| L4 | | 0.040 | | 1.01 |
| Z | 0.155 | | 3.93 | |
| | | | | |






BOTTOM VIEW


BOTTOM VIEW ALTERNATE CONSTRUCTIONS

5.80 [0.228] 6.20 [0.244] 2.58 3.00 [0.102] [0.118] 1.60 [0.063] 6.17 [0.243]



DETAIL A ROTATED 90° CW

GENERIC MARKING DIAGRAM*



| XXXXXX | = Device Code |
|--------|---------------------|
| Α | = Assembly Location |
| L | = Wafer Lot |
| Υ | = Year |
| WW | = Work Week |
| G | = Pb-Free Package |

*This information is generic. Please refer to

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

3 FMITTER

4. COLLECTOR

s

3 GATE

RECOMMENDED MOUNTING FOOTPRINT*

| STYLE 1: STYLE 2: PIN 1. BASE PIN 1. GATE 2. COLLECTOR 2. DRAIL 3. EMITTER 3. SOUF 4. COLLECTOR 4. DRAIL | N 2. CATHODE RCE 3. ANODE | 3. GATE | STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE |
|--|------------------------------|---------|---|
|--|------------------------------|---------|---|

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE

4. CATHODE

device data sheet for actual part marking. PIN 1. CATHODE 2. ANODE 3. CATHODE Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may 3 RESISTOR ADJUST not follow the Generic Marking. 4. ANODE

| DOCUMENT NUMBER: | 98AON10527D | Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED of the control of | |
|------------------|---------------------|--|-------------|
| DESCRIPTION: | DPAK (SINGLE GAUGE) | | PAGE 1 OF 1 |

4. CATHODE

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales