[LTM4656/LTM4656-1](https://www.analog.com/LTM4656?doc=LTM4656-4656-1.pdf)

Synchronous Boost µModule Regulator with Input-Output Short Protection

- ⁿ **Complete Boost Switch Mode Power Supply**
- \blacksquare Wide Input Voltage Range: 4.5V to 28V
- Output Voltage Range: 6V to 36V
- 4A Continuous Output Current (12V_{IN}, 24V_{OUT}) ■ ±2% Maximum Total Output Voltage Regulation
- **Over Load, Line and Temperature** ■ Input Disconnect in Shutdown
- Inrush Current Limit
-
- External Frequency Synchronization
- Programmable Frequency (350kHz to 780kHz)
- Parallel Current Sharing
- Up to 98% Efficiency
- \blacksquare Selectable Burst Mode® Operation
- In-Line Overcurrent Protection
- **n** Overtemperature Protection
- LTM4656-1 Adjustable Compensation Version
- **16mm** \times **16mm** \times **7.07mm BGA Package**

APPLICATIONS

 \blacksquare Telecom and Networking Equipment

TYPICAL APPLICATION

ⁿ Electronic Test Equipment

FEATURES DESCRIPTION

The LTM®[4656](https://www.analog.com/LTM4656?doc=LTM4656-4656-1.pdf) is a complete high efficiency boost µModule® (power module) regulator with the switching controller, power FETs, inductor, and all supporting components. Only a few input and output capacitors are needed. Operating over an input voltage range of 4.5V to 28V, the LTM4656 supports an output voltage range of 6V to 36V, set by a single external resistor. Its high efficiency design delivers up to 5A continuous output current. An in-line protection circuit sets the maximum input current, and will trip off the input power if exceeded and retry (see [Typical Applications](#page-21-0) section).

The high density boost design can convert up to 180W of output power.

Fault protection features include overtemperature protection, and overcurrent protection input referred with auto-retry. The µmodule is offered in a space saving and thermally enhanced 16mm \times 16mm \times 7.07mm BGA package. The LTM4656 is Pb-free and RoHS compliant.

All registered trademarks and trademarks are the property of their respective owners. Protected by U. S. Patents, including 5408150, 5481178, 5705919, 5929620, 6177787, 6498466, 6580258, 6611131.

ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

(Note 1)

Note: Not recommended for upside-down reflow.

(See [Capacitor Matrix](#page-19-0), [Pin Configuration Table\)](#page-25-0)

ORDER INFORMATION

• Contact the factory for parts specified with wider operating temperature ranges. *Pad or ball finish code is per IPC/JEDEC J-STD-609.

• [Recommended LGA and BGA PCB Assembly and Manufacturing](https://www.analog.com/en/products/landing-pages/001/umodule-design-manufacturing-resources.html#manufacturing?doc=LTM4656-4656-1.pdf) [Procedures](https://www.analog.com/en/products/landing-pages/001/umodule-design-manufacturing-resources.html#manufacturing?doc=LTM4656-4656-1.pdf)

• [LGA and BGA Package and Tray Drawings](https://www.analog.com/en/design-center/packaging-quality-symbols-footprints.html?doc=LTM4656-4656-1.pdf)

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified operating

temperature range, otherwise specifications are at T_A = 25°C. (Note 2), V_{IN} = 12, V_{BIAS} = BV_{IN}, SHDN = V_{IN} per the typical application.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified operating

temperature range, otherwise specifications are at T_A = 25°C. (Note 2), V_{IN} = 12, V_{BIAS} = BV_{IN}, SHDN = V_{IN} per the typical application, **or otherwise specified in the table.**

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTM4656 is tested under pulsed load conditions such that T $_{\textrm{J}}$ \approx T_A. The LTM4656E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the full –40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4656I is guaranteed to meet specifications over the full -40°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: The minimum on-time condition is specified for a peak-topeak inductor ripple current of $~40\%$ of I_{MAX} Load. (See Applications Information section)

Note 4: See output current derating curves for different V_{IN} , V_{OIII} and T_A . **Note 5:** Guaranteed by design.

Note 6: 100% tested at wafer level.

Note 7: JEDEC board θ values are determined by simulation per JESD51 conditions. Demo board θ values are obtained with demo board. Refer to [Figure 9](#page-18-0) to [Figure 17](#page-18-1) and [Table 2](#page-19-1) to [Table 5](#page-19-0) for lab ameasurement and derating information.

TYPICAL PERFORMANCE CHARACTERISTICS

12V to 24V at 4A Switch and Ripple 5V to 12V Boost Load Step 5V to 24V Boost Load Step

 $C_{OUT} = 100$ µF ×2, 6.8µF ×2 CERAMIC

TYPICAL PERFORMANCE CHARACTERISTICS

PIN FUNCTIONS

VIN (A9–A12, B9–B12, C9–C12, D10–D12): Power Input Pins to Protection Path. Apply main input voltage between these pins and GND pins. Recommend placing minimum 1μ F input decoupling capacitance directly between V_{IN} pins and GND pins.

BVIN (A1–A4, B1–B4, C1–C4, D1–D3): Boost Power Input Pins. Recommend placing input decoupling capacitance directly between BV_{IN} pins and GND pins.

VOUT (J1–J6, K1–K6, L1–L6, M1–M6): Power Output Pins. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins.

GND (A5–A6, B5–B6, C5–C6, D4–D9, E1–E7, E9–E12, F2–F5, F10–F12, G1–G3, G5, G7–G8, G10–G12, H1, H8–H12, J7–J11, K7–K11, L7–L12, M7–M12): Ground Pins for the Input and Output Capacitors and Small Signal Component Connection.

SW (J12, K12): Switching node that is used for testing purposes.

MODE_PLLIN (G6): External Synchronization Input to Phase Detector and Mode Operation Input. When an external clock is applied to this pin, it will force the converter into forced continuous mode of operation and the phaselocked loop will force the rising boost switch signal to be synchronized with the rising edge of the external clock. When not synchronizing to an external clock, this input determines how the LTM4656 operates at light loads. Pulling this pin to ground selects Burst Mode operation. An internal 100k resistor to ground also invokes Burst Mode

operation when the pin is floated. Tying this pin to less than $INTV_{CC}$ -1.3V selects pulse-skipping operation. This can be done by adding a 100k resistor between the MODE_PLLIN pin and $INTV_{CC}$. Forced continuous operation can be selected by tying this pin to $INTV_{CC}$.

FREQ (H6): The Frequency Control Pin for the Internal VCO. Connecting the pin to GND forces the VCO to a fixed low frequency of 350kHz. Connecting the pin to $INTV_{CC}$ forces the VCO to a fixed high frequency of 535kHz. The frequency can be programmed from 300kHz to 780kHz by connecting a resistor from the FREQ pin to GND. The resistor and an internal 20µA source current create a voltage used by the internal oscillator to set the frequency. Alternatively, this pin can be driven with a DC voltage to vary the frequency of the internal oscillator. See [Typical](#page-21-0) [Applications](#page-21-0) section.

SS (F7): Output Soft-Start Input. A capacitor to ground at this pin sets the ramp rate of the output voltage during start-up.

VFB (E8): The Negative Input of the Error Amplifier for Each Channel. Internally, this pin is connected to V_{OIII} with a 221k precision resistor. Different output voltages can be programmed with an additional resistor between V_{FB} and GND pins. In PolyPhase® operation, tying the V_{FB} pins together allows for parallel operation. See [Typical](#page-21-0) [Applications](#page-21-0) section for details.

Rev. 0 **COMP (F6):** Current Control Threshold and Error Amplifier Compensation Point for the Regulator. The current comparator threshold increases with this control voltage. Tie

PIN FUNCTIONS

all COMP pins together for parallel operation. The device is internal compensated. The LTM4656-1 offers an External Compensation option.

SENSE1 (A7–A8, B7–B8, C7–C8): These pins are the output side of the input protection power MOSFET, and the input to the onboard $4m\Omega$ current sense resistor that sets maximum input current limit to trip off and retry in a output short. Measuring the voltage drop between SENSE1 and BV_{IN}, and dividing by the 4m Ω resistance gives the input current for a given operating condition in the boost converter.

RUN (H7): RUN Pin Monitor. The threshold level of 1.28V will turn on the boost converter. An internal 75k resistor is connected from this pin to BV_{IN} , and a 5.1V Zener diode to GND is internal to the module for limiting the voltage on the RUN pin to 5V. The RUN pin is allowed to turn on from an open-collector control coming from the in-line protection control when the voltage at the BV_{IN} pin is within 0.5V of V_{IN} and 3V above GND, indicating the protection MOSFET is fully on. The state of the pin stays on until the BV_{IN} pin voltage drops below 2V. See Block Diagram.

INTV_{CC} (G9): Output of Internal 5.4V LDO. Power supply for internal control circuits and gate drivers. There is an internal 4.7µF low ESR ceramic capacitor from this pin to ground for decoupling.

VBIAS (F9): Main Control Supply Pin. It is normally tied to the input supply BV_{IN} or to the output of the boost converter. A bypass capacitor should be tied between this pin and the GND pin. The operating voltage range on this pin is 4.5V to 36V.

PGOOD (F8): Power Good Indicator. Open-drain logic output that is pulled to ground when the output voltage is more than $\pm 10\%$ away from the regulated output voltage. To avoid false trips, the output voltage must be outside of the range for 25µs before this output is activated.

TMR (G4): Fault Timer Input. An internal 0.01µF capacitor to ground sets the times for early fault warning, fault turnoff, and cooldown periods. The current charging up this pin during fault conditions depends on the voltage difference between the V_{IN} and BV_{IN} pins. When TMR reaches 1.275V, the FLT pin pulls low to indicate the detection of a fault condition. If the condition persists, the pass transistor turns off when TMR reaches the threshold of 1.375V. A 2µA current source then continues to pull the TMR up. When TMR reaches 4.3V, the 2µA current reverses direction and starts to pull the TMR pin low. When TMR reaches the retry threshold of 0.5V, the GATE pin pulls high turning back on the pass transistor. See [Typical Applications](#page-21-0) section.

NC (E3): Float Pin.

SHDN (F1): The LTM4656 can be shut down to a low current mode when the voltage at the SHDN pin is pulled below the shutdown threshold of 0.4V. The quiescent current drops down to 40µA with internal circuitry turned off. This pin will shut down the in-line protection and the boost converter. The $\overline{\text{SHDN}}$ pin can be pulled up to $\mathsf{V_{IN}}$ MAX or below GND by up to V_{IN} MAX without damage. The \overline{SHDN} pin is pulled up to V_{IN} with an internal 100k resistor for active on. An V_{IN} rated open collector can be used to controlled this pin for enabling the in-line protection and the boost converter, or a Zener diode can be placed from this pin to ground to interface to lower voltage rated pull downs.

UV (H2): Undervoltage Comparator Input. When UV falls below its threshold of 1.275V, the GATE pin is pulled down with a 1mA current. When UV rises above 1.275V plus the hysteresis, the pull-down current disappears and the GATE pin is pulled up by the internal charge pump. This is used to set up an undervoltage lockout to limit the input current during startup. There is an internal 100k resistor from this pin to V_{IN} to set up with an external resistor an under voltage trip point. If unused, connect to V_{CC} . See [Typical Applications](#page-21-0) section.

FLT (H3): Open Collector Fault Output. This pin pulls low after the voltage at the TMR pin has reached the fault threshold of 1.275V. It indicates the pass transistor is about to turn off because the device is in an overcurrent condition (current fault). The internal NPN is capable of sinking up to 100µA of current while maintaining a low level of 0.8V max.

TEMP⁺ (H4): Onboard temperature diode for monitoring each channel with differential connections for noise immunity. See Block Diagram.

TEMP– (H5): Onboard temperature diode for monitoring each channel with differential connections for noise immunity. See Block Diagram.

BLOCK DIAGRAM

*LTM4656-1 Optional External Compensation

OPERATION

The LTM4656 is a single output standalone non-isolated step-up switching mode DC/DC power supply with input current limit protection during an output short. This module provides a precisely regulated output voltage programmable via one external resistor from 6V to 36V and delivers up to 5A output current with few external input and output capacitors. During normal operation the LTM4656 senses input current through an input protected front end. The LTM4656 softly turns on with a controlled inrush and will perform a low duty cycle auto-retry during an output short circuit. The output short trip time is controlled by how much short-circuit current is applied and the amount of voltage across the in-line protection switch. The typical application schematic is shown in [Figure 17](#page-18-1). See [Typical](#page-21-0) [Applications](#page-21-0) section for explanation and curves.

The LTM4656 contains an integrated fixed frequency, current mode boost controller, power MOSFETs, inductor, in-line protect circuitry and other supporting discrete components. The default switching frequency is 500kHz. For noise-sensitive applications, the switching frequency can be adjusted by an external resistor and the µModule regulator can be externally synchronized to a clock.

With current mode control and internal feedback loop compensation, the LTM4656 module has sufficient stability margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors.

Current mode control allows the LTM4656 to parallel for increase power delivery.

IN-LINE PROTECTION SECTION

Referring to the Block Diagram, the input voltage is applied to V_{IN} . The power MOSFET MIN is controlled by a charge pump high side drive that is slowly turned on after the $\overline{\text{SHDN}}$ pin is either pulled up to $\mathsf{V_{IN}}$ or driven from an open collector drive rated to V_{IN} . The UV pin has an internal 100k resistor to V_{IN} that can be used with an external resistor to ground to set a UVLO trip point for V_{IN} . This is valuable to limit turn-on to a specific input voltage level. When both the SHDN and UV pin thresholds are met, then the gate voltage begins to ramp up at a control rate and the MIN source pin will follow. Gate turn-on time is ~10ms. The R_{SENSF} in series with this path monitors the current going to the boost converter. The LTM4656 monitors the voltage drop between the SENSE1 and BV_{IN} pins to protect against overcurrent faults. An internal amplifier limits the voltage across the internal 4mΩ current sense resistor to 50mV. This is reduced to 25mV in a severe fault when BV_{IN} is below 2V. In this fault condition, a timer is started inversely proportional to MOSFET stress. Before the timer expires, the FLT pin pulls low to warn of an impending power down. If the condition persists, the MOSFET is turned off, and restarts after a cooldown period. BV_{IN} needs at least 100µF capacitance to service proper current limit level to eliminate any overtemperature timeout oscillations.

FAULT TIMER SECTION

A 0.01µF capacitor is connected internal to the TMR pin and ground to set the times for early fault warning, fault turn-off, and cooldown periods. This capacitor is selected to assure the MIN MOSFET is turn-off fast enough. The TMR charging current increases linearly from 8μ A with V_{DS} $<$ 0.5V to 120µA with V_{DS} = 40V. V_{DS} is inferred from the drop across V_{IN} and SENSE1. See [Figure 1](#page-9-0). The current charging up this TMR pin during fault conditions depends on the voltage difference across MIN MOSFET between the V_{IN} and SENSE1 pins. This increase in TMR current is to assure a faster turn off during an overcurrent fault with substantial voltage across the MIN MOSFET. This turn-off time is correlated with the MIN MOSFET SOA capability to

assure the MOSFET can handle this power dissipation for that period of time. When TMR reaches 1.275V, the FLT pin pulls low to indicate the detection of a fault condition. If the condition persists, the pass transistor turns off when TMR reaches the threshold of 1.375V. A 2µA current source then continues to pull the TMR up. When TMR reaches 4.3V, the 2µA current reverses direction and starts to pull the TMR pin low. When TMR reaches the retry threshold of 0.5V, the GATE pin pulls high turning back on the pass transistor. See overcurrent fault diagram in [Figure 2.](#page-9-1)

Figure 2. Overcurrent Fault Time with 0.01µF

When the TMR pin reaches 1.275V, the FLT pin is latched low as an early warning of impending shutdown, then it continues unabated until the TMR reaches 1.375V, producing an early warning period given by:

$$
t_{FLT} = 0.01 \mu F \cdot \frac{1.275V - 0.5V}{I_{TMR}}
$$

$$
t_{WARN} = 0.01 \mu F \cdot \frac{1.375V - 1.275V}{I_{TMR}}
$$

 I_{TMR} taken from [Figure 1.](#page-9-0)

Because I_{TMR} is a function of V_{IN} –SENSE1, the exact time in current limit depends upon the input waveform and the time required for the output current to come into regulation. Testing of the overall solution should be verified, and compared to the MOSFET SOA curves.

COOLDOWN PHASE

Cooldown behavior is initiated by overcurrent. During the cooldown phase, the timer continues to charge from 1.375V to 4.3V with 2µA, and then discharges back down to 0.5V with 2µA, for a total equivalent voltage swing of 6.725V. The cooldown time is given by:

$$
t_{\text{COOL}} = 0.01 \mu F \cdot \frac{6.725V}{2\mu A} = 33.6 \text{ms}
$$

This long cool time assures that during retry the MOSFET does not overheat.

The LTM4656 will auto-retry at the end of the cooldown phase. Retry is automatically initiated. The cooldown phase may be interrupted in the LTM4656 by pulling SHDN low for at least 10ms.

The FLT pin goes high in shutdown and is cleared high when power is first applied to V_{IN} .

Brief overcurrent conditions interrupt the operation of the timer. If the TMR pin has not yet reached 1.275V when fault drops out of current limit, the timer capacitor is discharged back to 0.5V with a 2µA current sink. If the TMR voltage crosses 1.275V, then FLT is set low. If the overcurrent abates before reaching 1.375V, the timer capacitor discharges with 2µA back to 0.5V, whereupon FLT resets high. If several short overcurrent events occur in rapid succession, the timer capacitor will integrate the charging and discharging currents. [Figure 20](#page-21-1) shows an overcurrent fault wave from and a retry cycle.

MIN MOSFET SOA CURVE

[Figure 3](#page-10-0) shows the MIN MOSFET SOA curve. This curve can be compared to the period of time the MIN Power MOSFET stays on during a fault condition with an overcurrent flowing through MIN, and the worse-case voltage across the MIN MOSFET.

Figure 3. MIN Internal MOSFET SOA Curves

Rev. 0

[Figure 4](#page-11-0) and [Figure 5](#page-11-1) show the overcurrent fault waveforms, and the timer pin timeout period as a function of the amount of voltage across the MIN power MOSFET during an overcurrent fault. [Figure 4](#page-11-0) shows a 10V to 36V boost in short-circuit, and [Figure 5](#page-11-1) shows a 28V to 36V boost in a short-circuit. [Figure 2](#page-9-1) shows that the over current timer (TIMER pin) will expire at ~240µs in a short-circuit at the 1.375V threshold with 10V input, will expire at 73µs at 40V input. [Figure 4](#page-11-0) timeout with 10V input and [Figure 5](#page-11-1) time out with 28V input are very close to [Figure 2](#page-9-1) time out period relative to input voltage. These timeout periods across the full input range can be checked against the [Figure 3](#page-10-0) MIN MOSFET SOA curves to ensure adequate margin relative to voltage across the input protection MOSFET and the current flowing through. Adequate guard band is to ensure that these conditions are OK overtemperature.

Figure 4. 10V Input to 36V Output Short Input Current Trip Waveform

Figure 5. 28V Input to 36V Output Short Input Current Trip Waveform

TURN-ON INRUSH CURRENT CONTROL AND POWER-UP INTO LOAD

The LTM4656 turns on the MIN power MOSFET with a time control ramp of 10ms. When the voltage at the SENSE1 pin is within 0.5V of V_{IN} and 3V above GND, indicating the external MOSFET is fully on, then the internal ENABLE signal goes high impedance to allow the RUN pin to activate the boost converter. The state of the internal ENABLE signal is latched until the SENSE1 pin voltage drops below 2V, resetting the latch. Utilizing the UV pin to set a UVLO voltage before turn on, then having the boost converter turn on after the MIN MOSFET is fully enhanced, and the a 0.1µF soft-start capacitor will assure no false overcurrent trips at start-up.

SYNCHRONOUS BOOST CONVERTER SECTION

The LTM4656 has a high power synchronous converter downstream of the input protection. A synchronous boost converter inherently has difficulty with output short-circuit due to the MOUT output power MOSFET body diode conducting.

The input protection path will control the input current to boost converter and auto-retry during an output short.

The LTM4656 uses a constant-frequency, current mode step-up control architecture. During normal operation, the MBOT bottom MOSFET is turned on when the clock sets the internal RS latch, and is turned off when the main (ICMP) current comparator resets the RS latch. The peak inductor current at which ICMP trips and resets the latch is controlled by the voltage on the COMP pin, which is the output of the error amplifier. The error amplifier compares the output voltage feedback signal at the V_{FB} pin.

The LTM4656-1 provides optional External Compensation.

In a boost converter, the required inductor current is determined by the load current, V_{IN} and V_{OIII} . When the load current increases, it causes a slight decrease in V_{FR} relative to the reference, which causes the error amp to increase the COMP voltage until the average inductor current in the channel matches the new requirement based on the new load current. After the bottom MOSFET is turned off

each cycle, the top MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current comparator or the beginning of the next clock cycle.

In a step-up boost converter, the duty cycle can be calculated at:

$$
D = 1 - \frac{V_{IN}}{V_{OUT}}
$$

Note that at low input voltages, small voltage drops due to series resistance become critical and greatly limit the power delivery capability of the converter.

The boost controller has an internal 1.2V reference voltage, and a 221k 1% internal feedback resistor connects V_{OUT} and V_{FB} pins together. Adding a resistor R_{FB} from V_{FB} pin to GND programs the output voltage:

$$
R_{FB} = \frac{1.2V}{V_{OUT} - 1.2V} \cdot 221k
$$

Table 1. VFB Resistor Value vs Various Output Voltages

$V_{\text{OUT}}(V)$ 6V	8V	10V 12V 20V 24V 30V			36V
R_{FB}				$54.9k$ 39.2k 30.9k 24.3k 14k 11.5k 9.31k	7.5k

For parallel operation of N-piece of LTM4656 modules, the following equation can be used to solve for R_{FB} :

$$
R_{FB} = \frac{1.2V}{V_{OUT} - 1.2V} \cdot \frac{221k}{N}
$$

The V_{FB} , COMP, SS, RUN and \overline{SDHN} pins should be connected together.

The UV pins can be tied together taking into account the internal 100k resistor to V_{IN} will reduce N times when selecting a single resistor to set an UVLO operating point for the paralleled modules.

INPUT DECOUPLING CAPACITORS

The LTM4656 module should be connected to a low AC-impedance DC source. The input ripple current in a boost converter is relatively low (compared with the output ripple current) because this current is continuous. The input capacitor, C_{IN} , voltage rating should comfortably exceed the maximum input voltage, and placed on the BV_{IN} pins.

Although ceramic capacitors can be relatively tolerant of overvoltage conditions, aluminum electrolytic capacitors are not. Be sure to characterize the input voltage for any possible overvoltage transients that could apply excess stress to the input capacitors.

The value of the C_{IN} is a function of the source impedance, and in general, the higher the source impedance, the higher the required input capacitance. The required amount of input capacitance is also greatly affected by the duty cycle. High output current applications that also experience high duty cycles can place great demands on the input supply, both in terms of DC current and ripple current.

The input I_{RMS} current in boost is fairly low since the input current is continuous. Primary input capacitance is to maintain low input ripple voltage.

The input I_{RMS} current equation:

$$
I_{RMS} = \sqrt{\frac{I_0^2 + (\Delta I)^2}{12}}
$$

Where I_0 is output current, and

$$
\Delta I = \frac{V_{IN} \cdot D}{4.7\mu H \cdot FREG}
$$

The output capacitor will see discontinuous current, thus the peak current can be high, and the C_{OUT} I_{RMS} is significant. The equation for the C_{OUT} I_{RMS} current is:

$$
I_{RMS} = I_{OUT} \sqrt{\frac{V_{OUT} - V_{IN}}{V_{IN}}}
$$

The output ripple has two components, one that is related to output capacitance minimum:

$$
C_{\text{OUT}} = \frac{I_{\text{OUT}} \cdot D}{\text{FREA} \cdot \Delta V_{\text{OUT}}}
$$

Where ΔV_{OUT} is the output ripple based on total output capacitance. The second is based on total equivalent output capacitance ESR:

$$
\Delta V_{\text{OUTESR}} = \text{ESR} \cdot \left(\frac{I_{\text{OUT}}}{1 - D} + \frac{\Delta I}{2} \right)
$$

The output capacitor recommendations and internal control loop compensation assure stability over the operating ranges. The Analog Devices LTpowerCAD® design tool is available to download online for RMS current, output ripple, stability and transient response analysis.

LOW VOLTAGE OPERATION

The LTM4656 is designed to allow start-up from input voltages as low as 4.5V. The limiting factors for the low voltage applications become the availability of the power source to supply sufficient power to the output at the low input voltage, and the maximum duty cycle, which is clamped at 96%. Note that at low input voltages, small voltage drops due to series resistance become critical and greatly limit the power delivery capability of the converter. The input current can get large at high boost ratios. The input is limited to a minimum of 9A. The below equation can be used to calculate the input current need to support a particular design.

$$
I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN}}
$$

For example, 5V to 12V at 3.5A output current would equate to an input current of ~8.5A.

SHDN AND RUN PINS

The SHDN pin controls the complete shutdown of the LTM4656. When this pin is below 0.4V, the LTM4656 will be in complete shutdown drawing only 40µA. When SHDN goes above 2.1V then the LTM4656 will enable. The LTM4656 boost converter can be shut down using the RUN pin while the inline overcurrent protection is still powered. Pulling this pin below 1.28V shuts down the main boost control loop. Pulling this pin below 0.7V disables the boost controller and most internal circuits, including the INTV $_{\text{CC}}$ LDOs. In this state, total current draw is about 50µA.

SOFT-START (SS PIN)

The start-up of the $V_{\Omega I T}$ is controlled by the voltage on the SS pin. When the voltage on the SS pin is less than the

internal 1.2V reference, the LTM4656 regulates the V_{FB} pin voltage to the voltage on the SS pin instead of 1.2V. Softstart is enabled by simply connecting a capacitor from the SS pin to ground. An internal 10µA current source charges the capacitor, providing a linear ramping voltage at the SS pin. The LTM4656 will regulate the V_{FB} pin (and hence, V_{OUT}) according to the voltage on the SS pin, allowing V_{OUT} to rise smoothly from V_{IN} to its final regulated value. The total soft-start time will be approximately:

$$
T_{SS} = C_{SS} \cdot \frac{1.2V}{10\mu A}
$$

A 0.1 μ F is a good value to use for C_{SS}. This provides a slow 12ms ramp that will slowly turn on the boost regulator into load, and eliminate false overcurrent tripping at start-up.

INTV_{CC} Power

The LTM4656 boost control section features an internal P-channel low dropout linear regulator (LDO) that supplies power at the INTV_{CC} pin from the V_{BIAS} supply pin. INTV_{CC} powers the gate drivers and much of the boost control's internal circuitry. The V_{BIAS} LDO regulates INTV_{CC} to 5.4V. It can supply at least 50mA and is bypassed to ground with an internal 4.7µF ceramic capacitor.

Power Good

The PGOOD pin is connected to an open-drain of an N-channel MOSFET. The MOSFET turns on and pulls the PGOOD pin low when the V_{FB} pin voltage is not within \pm 10% of the 1.2V reference voltage. The PGOOD pin is also pulled low when the corresponding RUN pin is low (shutdown). When the V_{FB} pin voltage is within the $\pm 10\%$ requirement, the MOSFET is turned off and the pin is allowed to be pulled up by an external resistor to a source of up to 6V (ABS max).

Loop Compensation

The LTM4656 has internal compensation while the LTM4656-1 provides for optimized external compensation. LTpowerCAD can be used to optimize External Compensation.

Light Load Current Operation—Burst Mode Operation, Pulse-Skipping or Continuous Conduction (MODE_PLLIN Pin)

The LTM4656 boost converter can be enabled to enter high efficiency Burst Mode operation, constant-frequency pulse-skipping mode or forced continuous conduction mode at low load currents. To select Burst Mode operation, tie the MODE_PLLIN pin to ground. To select forced continuous operation, tie the MODE PLLIN pin to $INTV_{CC}$. To select pulse-skipping mode, tie the MODE_PLLIN pin to a DC voltage greater than 1.2V and less than $INTV_{CC}$ –1.3V. When the controller is enabled for Burst Mode operation, the minimum peak current in the inductor is set to approximately 30% of the maximum sense voltage even though the voltage on the COMP pin indicates a lower value.

If the average inductor current is higher than the required current, the internal error amplifier will decrease the voltage on the COMP pin. When the COMP voltage drops below 0.425V, an internal sleep signal goes high (enabling sleep mode) and both external MOSFETs are turned off. The COMP pin is then disconnected from the output of the EA and parked at 0.450V.

In sleep mode, much of the internal boost controller circuitry is turned off and the LTM4656 draws only 50µA of quiescent current. In sleep mode, the load current is supplied by the output capacitor. As the output voltage decreases, the internal error amplifier output begins to rise. When the output voltage drops enough, the COMP pin is reconnected to the output of the internal error amplifier, the sleep signal goes low, and the controller resumes normal operation by turning on the bottom external MOSFET on the next cycle of the internal oscillator. When the controller is enabled for Burst Mode operation, the inductor current is not allowed to reverse. The internal reverse current comparator (IR) turns off the top external MOSFET just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller operates in discontinuous current operation.

In forced continuous operation or when clocked by an external clock source to use the phase-locked loop. See the [Frequency Selection and Phase-Locked Loop \(FREQ](#page-14-0) [and MODE_PLLIN Pins\)](#page-14-0) section, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined by the voltage on the COMP pin, just as in normal operation. In this mode, the efficiency at light loads is lower than in Burst Mode operation. However, continuous operation has the advantages of lower output voltage ripple and less interference to audio circuitry, as it maintains constantfrequency operation independent of load current.

When the MODE PLLIN pin is connected for pulseskipping mode, the LTM4656 boost converter operates in PWM pulse-skipping mode at light loads. In this mode, constant-frequency operation is maintained down to approximately 1% of designed maximum output current. At very light loads, the internal current comparator may remain tripped for several cycles and force the external bottom MOSFET to stay off for the same number of cycles (i.e., skipping pulses). The inductor current is not allowed to reverse (discontinuous operation). This mode, like forced continuous operation, exhibits low output ripple as well as low audio noise and reduced RF interference as compared to Burst Mode operation. It provides higher low current efficiency than forced continuous mode, but not nearly as high as Burst Mode operation.

Frequency Selection and Phase-Locked Loop (FREQ and MODE_PLLIN Pins)

The selection of switching frequency is a trade-off between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and/or capacitance to maintain low output ripple voltage. The switching frequency of the LTM4656 boost controllers can be selected using the FREQ pin. If the MODE_PLLIN pin is not being driven by an external clock source, the FREQ pin can be tied to

GND, tied to INTV_{CC}, or programmed through an external resistor. Tying FREQ to GND selects 350kHz while tying FREQ to INTV_{CC} selects 535kHz. Placing a resistor between FREQ and GND allows the frequency to be programmed between 50kHz and 900kHz, as shown in [Figure 6](#page-15-1). The recommended operating range for the LTM4656 is 300kHz to 780kHz based on the internal 4.7µH inductor.

Figure 6. Relationship Between Oscillator Frequencies and Resistor Value at the FREQ Pin

A phase-locked loop (PLL) is available on the LTM4656's boost converter to synchronize the internal oscillator to an external clock source that is connected to the MODE_PLLIN pin. The LTM4656's boost converter phase detector adjusts the voltage (through an internal low pass filter) of the VCO input to align the turn-on of the external bottom MOSFET to the rising edge of the synchronizing signal.

The VCO input voltage is pre-biased to the operating frequency set by the FREQ pin before the external clock is applied. If pre-biased near the external clock frequency, the PLL loop only needs to make slight changes to the VCO input in order to synchronize the rising edge of the external clock's to the rising edge of BG. The ability to pre-bias the loop filter allows the PLL to lock-in rapidly without deviating far from the desired frequency.

The MODE PLLIN is guaranteed to lock to an external clock source whose frequency is between 75kHz and 850kHz.

The typical input clock thresholds on the MODE_PLLIN pin are 1.6V (rising) and 1.2V (falling).

Overtemperature Protection

At higher temperatures, or in cases where the internal power dissipation causes excessive self-heating of the boost controller (such as an INTV $_{\text{CC}}$ short to ground), the overtemperature shutdown circuitry will shut down the boost converter. When the junction temperature exceeds approximately 170°C, the overtemperature circuitry disables the INTV_{CC} LDO, causing the INTV_{CC} supply to collapse and effectively shut down the entire boost controller chip. Once the junction temperature drops back to approximately 155 \degree C, the INTV_{CC} LDO turns back on. Long-term overstress (T $_{\textrm{J}}$ $>$ 125°C) should be avoided as it can degrade the performance or shorten life. As explain above in the inline protection, if an overcurrent short occurs in the boost converter section, then the inline protection will operate in a low duty cycle retry mode.

Thermal Performance

The LTM4656 provides adequate heat sinking utilizing the inductor on top of package, and can either be cooled with airflow or other heat sinking methods. [Figure 7](#page-15-0) shows a 12V to 24V boost at 96W conversion with only $\sim 36^{\circ}$ C rise with 200LFM.

Figure 7. 12V_{IN} to 24V_{OUT} at 4A (96W), **200LFM Air Flow Thermal Plot**

Thermal Considerations and Output Current Derating

The thermal resistances reported in the [Pin Configura](#page-1-0)[tion](#page-1-0) section of the data sheet are consistent with those parameters defined by JESD51-9 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a µModule package mounted to a hardware test board—also defined by JESD51-9 (Test Boards for Area Array Surface Mount Package Thermal Measurements). The motivation for providing these thermal coefficients is found in JESD51-12 (Guidelines for Reporting and Using Electronic Package Thermal Information).

Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to anticipate the µModule regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the [Pin Con](#page-1-0)[figuration](#page-1-0) section are in-and-of themselves not relevant to providing guidance of thermal performance; instead, the derating curves provided in the data sheet can be used in a manner that yields insight and guidance pertaining to one's application usage, and can be adapted to correlate thermal performance to one's own application.

The [Pin Configuration](#page-1-0) section typically gives four thermal coefficients explicitly defined in JESD 51-12; these coefficients are quoted or paraphrased below:

θJA, the thermal resistance from junction-to-ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

θJCbottom, the thermal resistance from junction-to-ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

 θ JCtop, the thermal resistance from junction-to-top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical μ Module are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of θ Chottom, this value may be useful for comparing packages but the test conditions don't generally match the user's application.

 θ_{JB} , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the µModule and into the board, and is really the sum of the θ JCbottom and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured at a specified distance from the package, using a two-sided, two-layer board. This board is described in JESD 51-9.

Figure 8. Graphical Representation of JESD51-12 Thermal Coefficients

A graphical representation of the aforementioned thermal resistances is given in [Figure 8](#page-16-0); blue resistances are contained within the µModule regulator, whereas green resistances are external to the µModule.

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD 51-12 or provided in the [Pin Configuration](#page-1-0) section replicates or conveys normal operating conditions of a µModule. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the μ Module—as the standard defines for θ_{JChon} and $\theta_{JChoffom}$, respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within a SIP (system-in-package) module, be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the µModule and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a software-defined JEDEC environment consistent with JESD51-9 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the µModule with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled-environment chamber while operating the device at the same power

loss as that which was simulated. An outcome of this process and due-diligence yields a set of derating curves provided in other sections of this data sheet. After these laboratory tests have been performed and correlated to the μ Module model, then the θ_{JB} and θ_{BA} are summed together to correlate quite well with the µModule model with no airflow or heat sinking in a properly define chamber. This $\theta_{\text{JB}} + \theta_{\text{BA}}$ value is shown in the [Pin Configuration](#page-1-0) section and should accurately equal the θ JA value because approximately 100% of power loss flows from the junction through the board into ambient with no airflow or top mounted heat sink.

The 5V, 12V and 24V input power loss curves in [Figure 9](#page-18-0) to [Figure 11c](#page-18-2)an be used in coordination with the load current derating curves in [Figure 12](#page-18-3) to [Figure 17](#page-18-1) for calculating an approximate θ_{JA} thermal resistance for the LTM4656 with various heat sinking and airflow conditions. The power loss curves are taken at room temperature, and are increased with multiplicative factors according to the ambient temperature. These approximate factors is 1.4 assuming the junction temperature at 120°C. The output voltages are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 120°C maximum while lowering output current or power with increasing ambient temperature. The decreased output current will decrease the internal module loss as ambient temperature is increased. The monitored junction temperature of120°C minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example in [Figure 15,](#page-18-4) the load current is derated to ~3.2A at \sim 80 \degree C with no air or heat sink and the power loss for the 12V to 24V at 3.2A output is about 3W. The 4.48W loss is calculated with the $\sim 3W$ room temperature loss from the 12V to 24V power loss curve at 3.2A, and the 1.4 multiplying factor. If the 80°C ambient temperature is subtracted from the 120°C junction temperature, then

Figure 12. LTM4656 5V_{IN} 12V_{0UT} 400kHz no HS

Figure 15. LTM4656 12VIN 24VOUT 550kHz no HS

Figure 10. Power Loss vs Load Current 12VIN Based on LTM4656

Figure 13. LTM4656 5V_{IN} 24V_{0UT} 500kHz no HS

Figure 16. LTM4656 12VIN 36VOUT 650kHz no HS

Figure 11. Power Loss vs Load Current 24VIN Based on LTM4656

Figure 14. LTM4656 5V_{IN} 36V_{OUT} 500kHz no HS

Figure 17. LTM4656 24VIN 36VOUT 650kHz no HS

Rev. 0

Table 2. 12V Output

Table 3. 24V Output

Table 4. 36V Output

Table 5. Capacitor Matrix

the difference of 40°C divided by 4.48W equals a 9°C/W θ JA thermal resistance. [Table 2](#page-19-1) specifies a 10°C/W value which is very close. [Table 2](#page-19-1), [Table 3](#page-19-2), and [Table 4](#page-19-3) provide equivalent thermal resistances for 12V, 24V and 36V outputs with and without airflow and heat sinking. The derived thermal resistances in [Table 2](#page-19-1) to [Table 4](#page-19-3) for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the [Typical Performance Characteristics](#page-4-0) section and adjusted with the above ambient temperature multiplicative factors. The printed circuit board is a 1.6mm thick four-layer board with two-ounce copper for the two outer layers and one-ounce copper for the two inner layers. The PCB dimensions are 95 mm \times 76mm.

SAFETY CONSIDERATIONS

The LTM4656 modules do not provide galvanic isolation from V_{IN} to V_{OIII} . There is no internal fuse. The device does support thermal shutdown and overcurrent protection with retry. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

LAYOUT CHECKLIST/EXAMPLE

The high integration of LTM4656 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current paths, including V_{IN} , BV_{IN} GND and V_{OUT} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the BV_{IN}, PGND and V_{OUT} pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put via directly on the pad, unless they are capped or plated over.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to GND underneath the unit.
- For parallel modules, tie the V_{FB} , COMP, SS, and \overline{SDHN} pins together. Use an internal layer to closely connect these pins together. The TRACK pin can be tied a common capacitor for regulator soft-start.
- Bring out test points on the signal pins for monitoring.

[Figure 18](#page-20-0) gives a good example of the recommended layout.

(b) BOTTOM LAYER: LTM4656 16mm × 16mm

4656 F18

Figure 19. 5V Input to 12V_{OUT} at 3.25A Design

Figure 21. 12V Input to 24V_{OUT} at 4A Design

Figure 22. 2-Phase 12V Input to 24V_{OUT} at 8A Design

*NTSA545

Figure 25. 24V Input to $36V_{OUT}$ at 5A Design

Rev. 0

PIN CONFIGURATION TABLE

PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

LTM4656Y Component BGA Pinout

PACKAGE DESCRIPTION

subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications

27

PACKAGE PHOTO

DESIGN RESOURCES

RELATED PARTS

Rev. 0