

# Synchronous Boost $\mu$ Module Regulator with Input-Output Short Protection

## FEATURES

- Complete Boost Switch Mode Power Supply
- Wide Input Voltage Range: 4.5V to 28V
- Output Voltage Range: 6V to 36V
- 4A Continuous Output Current (12V<sub>IN</sub>, 24V<sub>OUT</sub>)
- $\pm 2\%$  Maximum Total Output Voltage Regulation Over Load, Line and Temperature
- Input Disconnect in Shutdown
- Inrush Current Limit
- External Frequency Synchronization
- Programmable Frequency (350kHz to 780kHz)
- Parallel Current Sharing
- Up to 98% Efficiency
- Selectable Burst Mode® Operation
- In-Line Overcurrent Protection
- Overtemperature Protection
- LTM4656-1 Adjustable Compensation Version
- 16mm × 16mm × 7.07mm BGA Package

## DESCRIPTION

The **LTM®4656** is a complete high efficiency boost  $\mu$ Module® (power module) regulator with the switching controller, power FETs, inductor, and all supporting components. Only a few input and output capacitors are needed. Operating over an input voltage range of 4.5V to 28V, the LTM4656 supports an output voltage range of 6V to 36V, set by a single external resistor. Its high efficiency design delivers up to 5A continuous output current. An in-line protection circuit sets the maximum input current, and will trip off the input power if exceeded and retry (see Typical Applications section).

The high density boost design can convert up to 180W of output power.



Fault protection features include overtemperature protection, and overcurrent protection input referred with auto-retry. The  $\mu$ module is offered in a space saving and thermally enhanced 16mm × 16mm × 7.07mm BGA package. The LTM4656 is Pb-free and RoHS compliant.

All registered trademarks and trademarks are the property of their respective owners. Protected by U. S. Patents, including 5408150, 5481178, 5705919, 5929620, 6177787, 6498466, 6580258, 6611131.

## APPLICATIONS

- Telecom and Networking Equipment
- Electronic Test Equipment

## TYPICAL APPLICATION



# LTM4656/LTM4656-1

## ABSOLUTE MAXIMUM RATINGS


(Note 1)

$V_{IN}$ , SENSE1, $BV_{IN}$ , SW, $V_{OUT}$ , SHDN, UV, FLT, $V_{BIAS}$ .....	-0.3V to 36V
INTV <sub>CC</sub> , MODE_PLLIN, PGOOD .....	-0.3V to 6V
FREQ, SS, COMP, $V_{FB}$ .....	-0.3V to INTV <sub>CC</sub>
RUN .....	-0.3V to 5V
TMR .....	0.5mA
TEMP <sup>+</sup> , TEMP <sup>-</sup> .....	<0.7V Across Pins, No More than 5mA (Current Source)
Operating Junction Temperature (Note 2) ..	-40 to 125°C
Storage Temperature Range .....	-55 to 125°C
Peak Solder Reflow Body Temperature .....	245°C

Note: Not recommended for upside-down reflow.

## PIN CONFIGURATION

(See Capacitor Matrix, Pin Configuration Table)



## ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MARKING*		PACKAGE TYPE	MSL RATING	TEMPERATURE RANGE (Note 2)
		DEVICE	FINISH CODE			
LTM4656EY#PBF	SAC305 (RoHS)	LTM4656Y	e1	BGA	4	-40°C to 125°C
LTM4656IY#PBF	SAC305 (RoHS)		e1			-40°C to 125°C
LTM4656IY	SnPb (63/37)		e0			-40°C to 125°C
LTM4656EY-1#PBF	SAC305 (RoHS)		e1			-40°C to 125°C
LTM4656IY-1#PBF	SAC305 (RoHS)		e1			-40°C to 125°C
LTM4656IY-1	SnPb (63/37)		e0			-40°C to 125°C

• Contact the factory for parts specified with wider operating temperature ranges. \*Pad or ball finish code is per IPC/JEDEC J-STD-609.

- [Recommended LGA and BGA PCB Assembly and Manufacturing Procedures](#)
- [LGA and BGA Package and Tray Drawings](#)

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ . (Note 2),  $V_{IN} = 12$ ,  $V_{BIAS} = BV_{IN}$ ,  $SHDN = V_{IN}$  per the typical application.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Input/Output Section</b>						
$V_{IN}$	Input DC Voltage	Note 4	● 4.5		28	V
$V_{OUT(RANGE)}$	Output Voltage Range	Note 4, $V_{IN} = 5\text{V}$ for 6V output	● 6		36	V
$V_{OUT(DC)}$	Output Voltage, Total Variation with Line and Load	$R_{FB} = 11.5\text{k}$ , $MODE\_PLLIN = INTV_{CC}$ $V_{IN} = 12\text{V}$ , $I_{OUT} = 0\text{A}$ to $4\text{A}$	● 23.52	24	24.48	V
$I_{Q(VIN)}$	Input Supply Bias Current	$V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$ , $MODE\_PLLIN = INTV_{CC}$ $V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$ , $MODE/PLLIN = GND$ Shutdown, $SDHN = 0$ , $V_{IN} = 12\text{V}$		1.7 76 230		mA μA μA
$I_{S(VIN)}$	Input Supply Current	$V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$ , $I_{OUT} = 4\text{A}$		8		A
$I_{INRUSH(VIN)}$	Input Inrush Current at Startup	$C_{IN} = 10\mu\text{F} \times 2$ , $150\mu\text{F}$ ; $C_{OUT} = 10\mu\text{F} \times 2$ Ceramic, $150\mu\text{F}$ $V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$ , $TRACK/SS = 0.1\mu\text{F}$		0.5		A
$I_{OUT(DC)}$	Output Continuous Current Range	Note 4 $V_{IN} = 5\text{V}$ , $V_{OUT} = 12\text{V}$ (Note 4) $V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$	0 0		3.5 4	A A
$I_{IN}$ Limit Range	Input Current Limit	See Typical Applications Based on Internal $0.004 R_{SENSE}$ and $50\text{mV}$ Trip Typical	10.6	12.5	14	A
$\Delta V_{OUT(LINE)}/V_{OUT}$	Line Regulation Accuracy	$V_{OUT} = 24\text{V}$ , $V_{IN} = 5$ to $12\text{V}$ , $I_{OUT} = 0\text{A}$	●	0.1	0.2	%/V
$\Delta V_{OUT(LOAD)}/V_{OUT}$	Load Regulation Accuracy	$V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$ , $I_{OUT} = 0\text{A}$ to $4.0\text{A}$	●	0.3	0.6	%
$V_{OUT(AC)}$	Output Ripple Voltage	$I_{OUT} = 0\text{A}$ , $C_{OUT} = 10\mu\text{F}$ Ceramic $\times 2$ , $150\mu\text{F}$ Aluminum, $V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$		200		mV
$\Delta V_{OUT(START)}$	Turn-On Overshoot	$I_{OUT} = 0\text{A}$ , $C_{OUT} = 10\mu\text{F}$ Ceramic $\times 2$ , $150\mu\text{F}$ Aluminum, $SS = 0.1\mu\text{F}$ , $V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$		100		mV
$t_{START}$	Turn-On Time	$I_{OUT} = 0\text{A}$ , $C_{OUT} = 10\mu\text{F}$ Ceramic $\times 2$ , $150\mu\text{F}$ Aluminum, $SS = 0.01\mu\text{F}$ , $V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$		1		ms
$\Delta V_{OUTLS}$	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load $C_{OUT} = 10\mu\text{F}$ Ceramic $\times 2$ , $150\mu\text{F}$ Aluminum, $V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$		200		mV
$t_{SETTLE}$	Settling Time for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load $C_{OUT} = 10\mu\text{F}$ Ceramic $\times 2$ , $150\mu\text{F}$ Aluminum, $V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$		200		μs
<b>Regulator Specifics</b>						
$V_{FB}$	Voltage at $V_{FB}$ Pin	$I_{OUT} = 0\text{A}$ , $V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$	● 1.180	1.200	1.220	V
$I_{FB}$	Current at $V_{FB}$ Pin	(Note 6)		±5	±50	nA
$R_{FBHI}$	Resistor Between $V_{OUT}$ and $V_{FB}$ Pins			221		kΩ
$SS(I)$	Track Pin Soft-Start Pull-Up Current	$V_{SS} = 0\text{V}$	7	10	13	μA
$DC_{MAX}$	Maximum Duty Cycle	$FB = 1.0\text{V}$ (Note 6)			96	%
$V_{INTVCC}$	Internal $V_{CC}$ Voltage	$6\text{V} < V_{IN} < 20\text{V}$	5.2	5.4	5.6	V
$V_{INTVCC(LOAD)}$	$I_{INTVCC}$ Load Regulation	$I_{CC} = 0\text{mA}$ to $50\text{mA}$		0.5	2	%
UVLO	$INTV_{CC}$ UVLO Thresholds	$V_{INTVCC}$ Ramping Up $V_{INTVCC}$ Ramping Down (Note 6)	3.6	4.3 3.8	4.5	V V
$f_S$	Typical Output Ripple Voltage Frequency	$V_{IN} = 12\text{V}$ , $V_{OUT} = 24\text{V}$ , $R_{fSET} = \text{Selectable}$	350		500	kHz
$f_{SYNC}$	SYNC Frequency Range		350		780	kHz
$f_{LOW}$	Lowest Frequency	$R_{fSET} = 47.5\text{k}$		350		kHz
$f_{NOM}$	Nominal Frequency	$R_{fSET} = 68.1\text{k}$		500		kHz
$f_{HIGH}$	Highest Frequency	$R_{fSET} = 95.3\text{k}$		750		kHz
$t_{ON(MIN)}$	Minimum On-Time	Note 3		110		ns

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ . (Note 2),  $V_{IN} = 12$ ,  $V_{BIAS} = BV_{IN}$ ,  $\overline{\text{SHDN}} = V_{IN}$  per the typical application, or otherwise specified in the table.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
$V_{\text{RUN}}$	RUN Pin ON Threshold	$V_{\text{RUN}}$ Rising	1.18	1.28	1.38	V	
$V_{\text{RUNHYS}}$	RUN Pin ON Hysteresis			100		mV	
<b>In-Line Protection Control Section</b>							
$\overline{\text{SHDN}}$	Active Low Shutdown	4V to 36V Input Threshold	● 0.6 0.385	1.4	1.7 2.1	V V	
SHDN Reset	SHDN Reset Time	$\overline{\text{SHDN}} = 0.4\text{V}$ (Note 6)			100	$\mu\text{s}$	
UV Threshold	Undervoltage Lockout	UV Lockout Threshold, $V_{IN} = 12\text{V}$	● 1.24	1.275	1.31	V	
UV Hysteresis	UV Input Hysteresis	$V_{IN} > 4.5\text{V}$ , Nominal 12V (Note 6)		12		mV	
$UV_{IN}$	UV Input Current	$UV = 1.275\text{V}$ (Note 6)	●	$\pm 0.3$	$\pm 1$	$\mu\text{A}$	
$V_{\text{TMR(F)}}$	TMR Fault Threshold	TMR Rising (Note 6)		1.275		V	
$V_{\text{TMR(G)}}$	TMR Gate Off Threshold	TMR Rising		1.375		V	
$V_{\text{TMR(H)}}$	TMR Cooldown High Threshold	$V_{IN} = 12\text{V}$ to 24V, TMR Rising		4.3		V	
TMR OVER I (5V)	TMR Overcurrent $t_{\text{VDS}} = 5\text{V}$	$V_{IN}$ , $\overline{\text{SHDN}}$ , $UV = 5\text{V}$ , $V_{\text{FB}} = 24.3\text{k}$ , 12V $V_{\text{OUT}}$ Shorted		800		$\mu\text{s}$	
TMR OVER I (12V)	TMR Overcurrent $t_{\text{VDS}} = 12\text{V}$	$V_{IN}$ , $\overline{\text{SHDN}}$ , $UV = 12\text{V}$ , $V_{\text{FB}} = 11.5\text{k}$ , 24V $V_{\text{OUT}}$ Shorted		220		$\mu\text{s}$	
TMR OVER I (24V)	TMR Overcurrent $t_{\text{VDS}} = 24\text{V}$	$V_{IN}$ , $\overline{\text{SHDN}}$ , $UV = 24\text{V}$ , $V_{\text{FB}} = 7.5\text{k}$ , 36V $V_{\text{OUT}}$ Shorted		150		$\mu\text{s}$	
$I_{\text{LEAK(FLT)}}$	$\overline{\text{FLT}}$ Pin Leak	$\overline{\text{FLT}} = 36\text{V}$	●	$\pm 2.5$		$\mu\text{A}$	
$V_{IN} - BV_{IN}$ Rising Delta	Path Fully Enhanced	Delta $V_{IN} - BV_{IN}$ Enhancing, Boost RUN Pin Enabled	● 0.25	0.5	0.75	V	
$V_{IN} - BV_{IN}$ Falling Delta	Path Being Opened	Delta $V_{IN} - BV_{IN}$ Opening, Boost RUN Pin Pulled Low		2.7		V	
DC	Retry Duty Cycle, Shorted Output	$V_{IN} = 12\text{V}$ , $V_{\text{OUT}} = 0\text{V}$ , Referenced to $BV_{IN}$		1		%	
$t_{\text{OFF(UV)}}$	Undervoltage Turn-Off Propagation Delay	UV Steps from 1.5V to 1V (Note 6)	●	2	5	$\mu\text{s}$	
$V_{\text{OL(FLT)}}$	$\overline{\text{FLT}}$ Output Low	$I_{\text{SINK}} = 100\mu\text{A}$	●	0.3	0.8	V	
<b>PGOOD Output</b>							
$V_{\text{PGL}}$	PGOOD Voltage Low	$I_{\text{PGOOD}} = 2\text{mA}$			0.3	V	
$I_{\text{PGOOD(LEAK)}}$	PGOOD Leakage Current	$V_{\text{PGOOD}} = 6\text{V}$			$\pm 1$	$\mu\text{A}$	
$V_{\text{PG}}$	PGOOD Trip Level	$V_{\text{FB}}$ with Respect to Set Regulated Voltage $V_{\text{FB}}$ Ramping Negative $V_{\text{FB}}$ Ramping Positive		-12 8	-10 10	-8 12	% %

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTM4656 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTM4656E is guaranteed to meet performance specifications over the  $0^\circ\text{C}$  to  $125^\circ\text{C}$  internal operating temperature range. Specifications over the full  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4656I is guaranteed to meet specifications over the full  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

**Note 3:** The minimum on-time condition is specified for a peak-to-peak inductor ripple current of  $\sim 40\%$  of  $I_{\text{MAX}}$  Load. (See Applications Information section)





**Note 4:** See output current derating curves for different  $V_{IN}$ ,  $V_{\text{OUT}}$  and  $T_A$ .

**Note 5:** Guaranteed by design.


**Note 6:** 100% tested at wafer level.

**Note 7:** JEDEC board  $\theta$  values are determined by simulation per JESD51 conditions. Demo board  $\theta$  values are obtained with demo board. Refer to Figure 9 to Figure 17 and Table 2 to Table 5 for lab measurement and derating information.


# TYPICAL PERFORMANCE CHARACTERISTICS




12V TO 24V AT 4A  
C<sub>OUT</sub> = 100μF × 2, 6.8μF × 2 CERAMIC




C<sub>OUT</sub> = 100μF × 2, 6.8μF × 2 CERAMIC,  
28mΩ ESR




C<sub>OUT</sub> = 100μF × 2, 6.8μF × 2 CERAMIC  
28mΩ ESR



C<sub>OUT</sub> = 100μF × 2, 6.8μF × 2 CERAMIC  
28mΩ ESR




C<sub>OUT</sub> = 100μF × 2, 6.8μF × 2 CERAMIC  
28mΩ ESR




C<sub>OUT</sub> = 100μF × 2, 6.8μF × 2 CERAMIC  
28mΩ ESR

## TYPICAL PERFORMANCE CHARACTERISTICS


5V to 12V Boost HOT Plugged  
Start-Up Into 3.5A Load,



12V to 24V Boost HOT Plugged  
Start-Up Into 4A Load



24V to 36V Boost HOT Plugged  
Start-Up Into 5A Load



## PIN FUNCTIONS

**V<sub>IN</sub> (A9–A12, B9–B12, C9–C12, D10–D12):** Power Input Pins to Protection Path. Apply main input voltage between these pins and GND pins. Recommend placing minimum 1 $\mu$ F input decoupling capacitance directly between V<sub>IN</sub> pins and GND pins.

**BV<sub>IN</sub> (A1–A4, B1–B4, C1–C4, D1–D3):** Boost Power Input Pins. Recommend placing input decoupling capacitance directly between BV<sub>IN</sub> pins and GND pins.

**V<sub>OUT</sub> (J1–J6, K1–K6, L1–L6, M1–M6):** Power Output Pins. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins.

**GND (A5–A6, B5–B6, C5–C6, D4–D9, E1–E7, E9–E12, F2–F5, F10–F12, G1–G3, G5, G7–G8, G10–G12, H1, H8–H12, J7–J11, K7–K11, L7–L12, M7–M12):** Ground Pins for the Input and Output Capacitors and Small Signal Component Connection.

**SW (J12, K12):** Switching node that is used for testing purposes.

**MODE\_PLLIN (G6):** External Synchronization Input to Phase Detector and Mode Operation Input. When an external clock is applied to this pin, it will force the converter into forced continuous mode of operation and the phase-locked loop will force the rising boost switch signal to be synchronized with the rising edge of the external clock. When not synchronizing to an external clock, this input determines how the LTM4656 operates at light loads. Pulling this pin to ground selects Burst Mode operation. An internal 100k resistor to ground also invokes Burst Mode

operation when the pin is floated. Tying this pin to less than INTV<sub>CC</sub>–1.3V selects pulse-skipping operation. This can be done by adding a 100k resistor between the MODE\_PLLIN pin and INTV<sub>CC</sub>. Forced continuous operation can be selected by tying this pin to INTV<sub>CC</sub>.

**FREQ (H6):** The Frequency Control Pin for the Internal VCO. Connecting the pin to GND forces the VCO to a fixed low frequency of 350kHz. Connecting the pin to INTV<sub>CC</sub> forces the VCO to a fixed high frequency of 535kHz. The frequency can be programmed from 300kHz to 780kHz by connecting a resistor from the FREQ pin to GND. The resistor and an internal 20 $\mu$ A source current create a voltage used by the internal oscillator to set the frequency. Alternatively, this pin can be driven with a DC voltage to vary the frequency of the internal oscillator. See Typical Applications section.

**SS (F7):** Output Soft-Start Input. A capacitor to ground at this pin sets the ramp rate of the output voltage during start-up.

**V<sub>FB</sub> (E8):** The Negative Input of the Error Amplifier for Each Channel. Internally, this pin is connected to V<sub>OUT</sub> with a 221k precision resistor. Different output voltages can be programmed with an additional resistor between V<sub>FB</sub> and GND pins. In PolyPhase<sup>®</sup> operation, tying the V<sub>FB</sub> pins together allows for parallel operation. See Typical Applications section for details.

**COMP (F6):** Current Control Threshold and Error Amplifier Compensation Point for the Regulator. The current comparator threshold increases with this control voltage. Tie

## PIN FUNCTIONS

all COMP pins together for parallel operation. The device is internal compensated. The LTM4656-1 offers an External Compensation option.

**SENSE1 (A7–A8, B7–B8, C7–C8):** These pins are the output side of the input protection power MOSFET, and the input to the onboard  $4\text{m}\Omega$  current sense resistor that sets maximum input current limit to trip off and retry in a output short. Measuring the voltage drop between SENSE1 and  $\text{BV}_{\text{IN}}$ , and dividing by the  $4\text{m}\Omega$  resistance gives the input current for a given operating condition in the boost converter.

**RUN (H7):** RUN Pin Monitor. The threshold level of 1.28V will turn on the boost converter. An internal 75k resistor is connected from this pin to  $\text{BV}_{\text{IN}}$ , and a 5.1V Zener diode to GND is internal to the module for limiting the voltage on the RUN pin to 5V. The RUN pin is allowed to turn on from an open-collector control coming from the in-line protection control when the voltage at the  $\text{BV}_{\text{IN}}$  pin is within 0.5V of  $\text{V}_{\text{IN}}$  and 3V above GND, indicating the protection MOSFET is fully on. The state of the pin stays on until the  $\text{BV}_{\text{IN}}$  pin voltage drops below 2V. See Block Diagram.

**INTV<sub>CC</sub> (G9):** Output of Internal 5.4V LDO. Power supply for internal control circuits and gate drivers. There is an internal  $4.7\mu\text{F}$  low ESR ceramic capacitor from this pin to ground for decoupling.

**V<sub>BIAS</sub> (F9):** Main Control Supply Pin. It is normally tied to the input supply  $\text{BV}_{\text{IN}}$  or to the output of the boost converter. A bypass capacitor should be tied between this pin and the GND pin. The operating voltage range on this pin is 4.5V to 36V.

**PGOOD (F8):** Power Good Indicator. Open-drain logic output that is pulled to ground when the output voltage is more than  $\pm 10\%$  away from the regulated output voltage. To avoid false trips, the output voltage must be outside of the range for  $25\mu\text{s}$  before this output is activated.

**TMR (G4):** Fault Timer Input. An internal  $0.01\mu\text{F}$  capacitor to ground sets the times for early fault warning, fault turn-off, and cooldown periods. The current charging up this pin during fault conditions depends on the voltage difference between the  $\text{V}_{\text{IN}}$  and  $\text{BV}_{\text{IN}}$  pins. When TMR reaches 1.275V, the  $\overline{\text{FLT}}$  pin pulls low to indicate the detection of a fault condition. If the condition persists, the pass transistor

turns off when TMR reaches the threshold of 1.375V. A  $2\mu\text{A}$  current source then continues to pull the TMR up. When TMR reaches 4.3V, the  $2\mu\text{A}$  current reverses direction and starts to pull the TMR pin low. When TMR reaches the retry threshold of 0.5V, the GATE pin pulls high turning back on the pass transistor. See Typical Applications section.

**NC (E3):** Float Pin.

**SHDN (F1):** The LTM4656 can be shut down to a low current mode when the voltage at the SHDN pin is pulled below the shutdown threshold of 0.4V. The quiescent current drops down to  $40\mu\text{A}$  with internal circuitry turned off. This pin will shut down the in-line protection and the boost converter. The SHDN pin can be pulled up to  $\text{V}_{\text{IN MAX}}$  or below GND by up to  $\text{V}_{\text{IN MAX}}$  without damage. The SHDN pin is pulled up to  $\text{V}_{\text{IN}}$  with an internal 100k resistor for active on. An  $\text{V}_{\text{IN}}$  rated open collector can be used to controlled this pin for enabling the in-line protection and the boost converter, or a Zener diode can be placed from this pin to ground to interface to lower voltage rated pull downs.

**UV (H2):** Undervoltage Comparator Input. When UV falls below its threshold of 1.275V, the GATE pin is pulled down with a 1mA current. When UV rises above 1.275V plus the hysteresis, the pull-down current disappears and the GATE pin is pulled up by the internal charge pump. This is used to set up an undervoltage lockout to limit the input current during startup. There is an internal 100k resistor from this pin to  $\text{V}_{\text{IN}}$  to set up with an external resistor an under voltage trip point. If unused, connect to  $\text{V}_{\text{CC}}$ . See Typical Applications section.


**$\overline{\text{FLT}}$  (H3):** Open Collector Fault Output. This pin pulls low after the voltage at the TMR pin has reached the fault threshold of 1.275V. It indicates the pass transistor is about to turn off because the device is in an overcurrent condition (current fault). The internal NPN is capable of sinking up to  $100\mu\text{A}$  of current while maintaining a low level of 0.8V max.

**TEMP<sup>+</sup> (H4):** Onboard temperature diode for monitoring each channel with differential connections for noise immunity. See Block Diagram.

**TEMP<sup>-</sup> (H5):** Onboard temperature diode for monitoring each channel with differential connections for noise immunity. See Block Diagram.

# LTM4656/LTM4656-1

## BLOCK DIAGRAM



\*LTM4656-1 Optional External Compensation



## OPERATION

The LTM4656 is a single output standalone non-isolated step-up switching mode DC/DC power supply with input current limit protection during an output short. This module provides a precisely regulated output voltage programmable via one external resistor from 6V to 36V and delivers up to 5A output current with few external input and output capacitors. During normal operation the LTM4656 senses input current through an input protected front end. The LTM4656 softly turns on with a controlled inrush and will perform a low duty cycle auto-retry during an output short circuit. The output short trip time is controlled by how much short-circuit current is applied and the amount of voltage across the in-line protection switch. The typical application schematic is shown in Figure 17. See Typical Applications section for explanation and curves.

The LTM4656 contains an integrated fixed frequency, current mode boost controller, power MOSFETs, inductor, in-line protect circuitry and other supporting discrete components. The default switching frequency is 500kHz. For noise-sensitive applications, the switching frequency can be adjusted by an external resistor and the  $\mu$ Module regulator can be externally synchronized to a clock.

With current mode control and internal feedback loop compensation, the LTM4656 module has sufficient stability margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors.

Current mode control allows the LTM4656 to parallel for increase power delivery.

## APPLICATIONS INFORMATION

### IN-LINE PROTECTION SECTION

Referring to the Block Diagram, the input voltage is applied to  $V_{IN}$ . The power MOSFET MIN is controlled by a charge pump high side drive that is slowly turned on after the  $\overline{\text{SHDN}}$  pin is either pulled up to  $V_{IN}$  or driven from an open collector drive rated to  $V_{IN}$ . The UV pin has an internal 100k resistor to  $V_{IN}$  that can be used with an external resistor to ground to set a UVLO trip point for  $V_{IN}$ . This is valuable to limit turn-on to a specific input voltage level. When both the  $\overline{\text{SHDN}}$  and UV pin thresholds are met, then the gate voltage begins to ramp up at a control rate and the MIN source pin will follow. Gate turn-on time is  $\sim 10\text{ms}$ . The  $R_{\text{SENSE}}$  in series with this path monitors the current going to the boost converter. The LTM4656 monitors the voltage drop between the SENSE1 and  $BV_{IN}$  pins to protect against overcurrent faults. An internal amplifier limits the voltage across the internal  $4\text{m}\Omega$  current sense resistor to  $50\text{mV}$ . This is reduced to  $25\text{mV}$  in a severe fault when  $BV_{IN}$  is below  $2\text{V}$ . In this fault condition, a timer is started inversely proportional to MOSFET stress. Before the timer expires, the  $\overline{\text{FLT}}$  pin pulls low to warn of an impending power down. If the condition persists, the MOSFET is turned off, and restarts after a cooldown period.  $BV_{IN}$  needs at least  $100\mu\text{F}$  capacitance to service proper current limit level to eliminate any overtemperature timeout oscillations.

### FAULT TIMER SECTION

A  $0.01\mu\text{F}$  capacitor is connected internal to the TMR pin and ground to set the times for early fault warning, fault turn-off, and cooldown periods. This capacitor is selected to assure the MIN MOSFET is turn-off fast enough. The TMR charging current increases linearly from  $8\mu\text{A}$  with  $V_{\text{DS}} < 0.5\text{V}$  to  $120\mu\text{A}$  with  $V_{\text{DS}} = 40\text{V}$ .  $V_{\text{DS}}$  is inferred from the drop across  $V_{IN}$  and SENSE1. See Figure 1. The current charging up this TMR pin during fault conditions depends on the voltage difference across MIN MOSFET between the  $V_{IN}$  and SENSE1 pins. This increase in TMR current is to assure a faster turn off during an overcurrent fault with substantial voltage across the MIN MOSFET. This turn-off time is correlated with the MIN MOSFET SOA capability to

assure the MOSFET can handle this power dissipation for that period of time. When TMR reaches  $1.275\text{V}$ , the  $\overline{\text{FLT}}$  pin pulls low to indicate the detection of a fault condition. If the condition persists, the pass transistor turns off when TMR reaches the threshold of  $1.375\text{V}$ . A  $2\mu\text{A}$  current source then continues to pull the TMR up. When TMR reaches  $4.3\text{V}$ , the  $2\mu\text{A}$  current reverses direction and starts to pull the TMR pin low. When TMR reaches the retry threshold of  $0.5\text{V}$ , the GATE pin pulls high turning back on the pass transistor. See overcurrent fault diagram in Figure 2.




Figure 1. Overcurrent TMR Current vs  $V_{IN} - \text{SENSE1}$  Voltage




Figure 2. Overcurrent Fault Time with  $0.01\mu\text{F}$

## APPLICATIONS INFORMATION

When the TMR pin reaches 1.275V, the  $\overline{\text{FLT}}$  pin is latched low as an early warning of impending shutdown, then it continues unabated until the TMR reaches 1.375V, producing an early warning period given by:

$$t_{\text{FLT}} = 0.01\mu\text{F} \cdot \frac{1.275\text{V} - 0.5\text{V}}{I_{\text{TMR}}}$$

$$t_{\text{WARN}} = 0.01\mu\text{F} \cdot \frac{1.375\text{V} - 1.275\text{V}}{I_{\text{TMR}}}$$

$I_{\text{TMR}}$  taken from Figure 1.

Because  $I_{\text{TMR}}$  is a function of  $V_{\text{IN}}\text{-SENSE1}$ , the exact time in current limit depends upon the input waveform and the time required for the output current to come into regulation. Testing of the overall solution should be verified, and compared to the MOSFET SOA curves.

### COOLDOWN PHASE

Cooldown behavior is initiated by overcurrent. During the cooldown phase, the timer continues to charge from 1.375V to 4.3V with  $2\mu\text{A}$ , and then discharges back down to 0.5V with  $2\mu\text{A}$ , for a total equivalent voltage swing of 6.725V. The cooldown time is given by:

$$t_{\text{COOL}} = 0.01\mu\text{F} \cdot \frac{6.725\text{V}}{2\mu\text{A}} = 33.6\text{ms}$$

This long cool time assures that during retry the MOSFET does not overheat.

The LTM4656 will auto-retry at the end of the cooldown phase. Retry is automatically initiated. The cooldown phase may be interrupted in the LTM4656 by pulling  $\overline{\text{SHDN}}$  low for at least 10ms.

The  $\overline{\text{FLT}}$  pin goes high in shutdown and is cleared high when power is first applied to  $V_{\text{IN}}$ .

Brief overcurrent conditions interrupt the operation of the timer. If the TMR pin has not yet reached 1.275V when fault drops out of current limit, the timer capacitor is discharged back to 0.5V with a  $2\mu\text{A}$  current sink. If the TMR voltage crosses 1.275V, then  $\overline{\text{FLT}}$  is set low. If the overcurrent abates before reaching 1.375V, the timer capacitor discharges with  $2\mu\text{A}$  back to 0.5V, whereupon  $\overline{\text{FLT}}$  resets high. If several short overcurrent events occur in rapid succession, the timer capacitor will integrate the charging and discharging currents. Figure 20 shows an overcurrent fault wave form and a retry cycle.

### MIN MOSFET SOA CURVE

Figure 3 shows the MIN MOSFET SOA curve. This curve can be compared to the period of time the MIN Power MOSFET stays on during a fault condition with an overcurrent flowing through MIN, and the worse-case voltage across the MIN MOSFET.






Figure 3. MIN Internal MOSFET SOA Curves

## APPLICATIONS INFORMATION

Figure 4 and Figure 5 show the overcurrent fault waveforms, and the timer pin timeout period as a function of the amount of voltage across the MIN power MOSFET during an overcurrent fault. Figure 4 shows a 10V to 36V boost in short-circuit, and Figure 5 shows a 28V to 36V boost in a short-circuit. Figure 2 shows that the over current timer (TIMER pin) will expire at  $\sim 240\mu\text{s}$  in a short-circuit at the 1.375V threshold with 10V input, will expire at  $73\mu\text{s}$  at 40V input. Figure 4 timeout with 10V input and Figure 5 time out with 28V input are very close to Figure 2 time out period relative to input voltage. These timeout periods across the full input range can be checked against the Figure 3 MIN MOSFET SOA curves to ensure adequate margin relative to voltage across the input protection MOSFET and the current flowing through. Adequate guard band is to ensure that these conditions are OK overtemperature.



**Figure 4. 10V Input to 36V Output Short Input Current Trip Waveform**



**Figure 5. 28V Input to 36V Output Short Input Current Trip Waveform**

### TURN-ON INRUSH CURRENT CONTROL AND POWER-UP INTO LOAD

The LTM4656 turns on the MIN power MOSFET with a time control ramp of 10ms. When the voltage at the SENSE1 pin is within 0.5V of  $V_{IN}$  and 3V above GND, indicating the external MOSFET is fully on, then the internal ENABLE signal goes high impedance to allow the RUN pin to activate the boost converter. The state of the internal ENABLE signal is latched until the SENSE1 pin voltage drops below 2V, resetting the latch. Utilizing the UV pin to set a UVLO voltage before turn on, then having the boost converter turn on after the MIN MOSFET is fully enhanced, and the a 0.1  $\mu\text{F}$  soft-start capacitor will assure no false overcurrent trips at start-up.

### SYNCHRONOUS BOOST CONVERTER SECTION

The LTM4656 has a high power synchronous converter downstream of the input protection. A synchronous boost converter inherently has difficulty with output short-circuit due to the MOUT output power MOSFET body diode conducting.

The input protection path will control the input current to boost converter and auto-retry during an output short.

The LTM4656 uses a constant-frequency, current mode step-up control architecture. During normal operation, the MBOT bottom MOSFET is turned on when the clock sets the internal RS latch, and is turned off when the main (ICMP) current comparator resets the RS latch. The peak inductor current at which ICMP trips and resets the latch is controlled by the voltage on the COMP pin, which is the output of the error amplifier. The error amplifier compares the output voltage feedback signal at the  $V_{FB}$  pin.

The LTM4656-1 provides optional External Compensation.

In a boost converter, the required inductor current is determined by the load current,  $V_{IN}$  and  $V_{OUT}$ . When the load current increases, it causes a slight decrease in  $V_{FB}$  relative to the reference, which causes the error amp to increase the COMP voltage until the average inductor current in the channel matches the new requirement based on the new load current. After the bottom MOSFET is turned off

## APPLICATIONS INFORMATION

each cycle, the top MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current comparator or the beginning of the next clock cycle.

In a step-up boost converter, the duty cycle can be calculated at:

$$D = 1 - \frac{V_{IN}}{V_{OUT}}$$

Note that at low input voltages, small voltage drops due to series resistance become critical and greatly limit the power delivery capability of the converter.

The boost controller has an internal 1.2V reference voltage, and a 221k 1% internal feedback resistor connects  $V_{OUT}$  and  $V_{FB}$  pins together. Adding a resistor  $R_{FB}$  from  $V_{FB}$  pin to GND programs the output voltage:

$$R_{FB} = \frac{1.2V}{V_{OUT} - 1.2V} \cdot 221k$$

**Table 1.  $V_{FB}$  Resistor Value vs Various Output Voltages**

$V_{OUT}$ (V)	6V	8V	10V	12V	20V	24V	30V	36V
$R_{FB}$	54.9k	39.2k	30.9k	24.3k	14k	11.5k	9.31k	7.5k

For parallel operation of N-piece of LTM4656 modules, the following equation can be used to solve for  $R_{FB}$ :

$$R_{FB} = \frac{1.2V}{V_{OUT} - 1.2V} \cdot \frac{221k}{N}$$

The  $V_{FB}$ , COMP, SS, RUN and  $\overline{SDHN}$  pins should be connected together.

The UV pins can be tied together taking into account the internal 100k resistor to  $V_{IN}$  will reduce N times when selecting a single resistor to set an UVLO operating point for the paralleled modules.

### INPUT DECOUPLING CAPACITORS

The LTM4656 module should be connected to a low AC-impedance DC source. The input ripple current in a boost converter is relatively low (compared with the output ripple current) because this current is continuous. The input capacitor,  $C_{IN}$ , voltage rating should comfortably exceed the maximum input voltage, and placed on the  $BV_{IN}$  pins.

Although ceramic capacitors can be relatively tolerant of overvoltage conditions, aluminum electrolytic capacitors are not. Be sure to characterize the input voltage for any possible overvoltage transients that could apply excess stress to the input capacitors.

The value of the  $C_{IN}$  is a function of the source impedance, and in general, the higher the source impedance, the higher the required input capacitance. The required amount of input capacitance is also greatly affected by the duty cycle. High output current applications that also experience high duty cycles can place great demands on the input supply, both in terms of DC current and ripple current.

The input  $I_{RMS}$  current in boost is fairly low since the input current is continuous. Primary input capacitance is to maintain low input ripple voltage.

The input  $I_{RMS}$  current equation:

$$I_{RMS} = \sqrt{\frac{I_O^2 + (\Delta I)^2}{12}}$$

Where  $I_O$  is output current, and

$$\Delta I = \frac{V_{IN} \cdot D}{4.7\mu H \cdot \text{FREQ}}$$

The output capacitor will see discontinuous current, thus the peak current can be high, and the  $C_{OUT}$   $I_{RMS}$  is significant. The equation for the  $C_{OUT}$   $I_{RMS}$  current is:

$$I_{RMS} = I_{OUT} \sqrt{\frac{V_{OUT} - V_{IN}}{V_{IN}}}$$

The output ripple has two components, one that is related to output capacitance minimum:

$$C_{OUT} = \frac{I_{OUT} \cdot D}{\text{FREQ} \cdot \Delta V_{OUT}}$$

Where  $\Delta V_{OUT}$  is the output ripple based on total output capacitance. The second is based on total equivalent output capacitance ESR:

$$\Delta V_{OUTESR} = \text{ESR} \cdot \left( \frac{I_{OUT}}{1-D} + \frac{\Delta I}{2} \right)$$

## APPLICATIONS INFORMATION

The output capacitor recommendations and internal control loop compensation assure stability over the operating ranges. The Analog Devices LTpowerCAD® design tool is available to download online for RMS current, output ripple, stability and transient response analysis.

### LOW VOLTAGE OPERATION

The LTM4656 is designed to allow start-up from input voltages as low as 4.5V. The limiting factors for the low voltage applications become the availability of the power source to supply sufficient power to the output at the low input voltage, and the maximum duty cycle, which is clamped at 96%. Note that at low input voltages, small voltage drops due to series resistance become critical and greatly limit the power delivery capability of the converter. The input current can get large at high boost ratios. The input is limited to a minimum of 9A. The below equation can be used to calculate the input current need to support a particular design.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN}}$$

For example, 5V to 12V at 3.5A output current would equate to an input current of ~8.5A.

### SHDN AND RUN PINS

The  $\overline{\text{SHDN}}$  pin controls the complete shutdown of the LTM4656. When this pin is below 0.4V, the LTM4656 will be in complete shutdown drawing only 40 $\mu$ A. When  $\overline{\text{SHDN}}$  goes above 2.1V then the LTM4656 will enable. The LTM4656 boost converter can be shut down using the RUN pin while the inline overcurrent protection is still powered. Pulling this pin below 1.28V shuts down the main boost control loop. Pulling this pin below 0.7V disables the boost controller and most internal circuits, including the INTV<sub>CC</sub> LDOs. In this state, total current draw is about 50 $\mu$ A.

### SOFT-START (SS PIN)

The start-up of the V<sub>OUT</sub> is controlled by the voltage on the SS pin. When the voltage on the SS pin is less than the

internal 1.2V reference, the LTM4656 regulates the V<sub>FB</sub> pin voltage to the voltage on the SS pin instead of 1.2V. Soft-start is enabled by simply connecting a capacitor from the SS pin to ground. An internal 10 $\mu$ A current source charges the capacitor, providing a linear ramping voltage at the SS pin. The LTM4656 will regulate the V<sub>FB</sub> pin (and hence, V<sub>OUT</sub>) according to the voltage on the SS pin, allowing V<sub>OUT</sub> to rise smoothly from V<sub>IN</sub> to its final regulated value. The total soft-start time will be approximately:

$$T_{SS} = C_{SS} \cdot \frac{1.2V}{10\mu A}$$

A 0.1 $\mu$ F is a good value to use for C<sub>SS</sub>. This provides a slow 12ms ramp that will slowly turn on the boost regulator into load, and eliminate false overcurrent tripping at start-up.

### INTV<sub>CC</sub> Power

The LTM4656 boost control section features an internal P-channel low dropout linear regulator (LDO) that supplies power at the INTV<sub>CC</sub> pin from the V<sub>BIAS</sub> supply pin. INTV<sub>CC</sub> powers the gate drivers and much of the boost control's internal circuitry. The V<sub>BIAS</sub> LDO regulates INTV<sub>CC</sub> to 5.4V. It can supply at least 50mA and is bypassed to ground with an internal 4.7 $\mu$ F ceramic capacitor.

### Power Good

The PGOOD pin is connected to an open-drain of an N-channel MOSFET. The MOSFET turns on and pulls the PGOOD pin low when the V<sub>FB</sub> pin voltage is not within  $\pm 10\%$  of the 1.2V reference voltage. The PGOOD pin is also pulled low when the corresponding RUN pin is low (shutdown). When the V<sub>FB</sub> pin voltage is within the  $\pm 10\%$  requirement, the MOSFET is turned off and the pin is allowed to be pulled up by an external resistor to a source of up to 6V (ABS max).

### Loop Compensation

The LTM4656 has internal compensation while the LTM4656-1 provides for optimized external compensation. LTpowerCAD can be used to optimize External Compensation.

## APPLICATIONS INFORMATION

### Light Load Current Operation—Burst Mode Operation, Pulse-Skipping or Continuous Conduction (MODE\_PLLIN Pin)

The LTM4656 boost converter can be enabled to enter high efficiency Burst Mode operation, constant-frequency pulse-skipping mode or forced continuous conduction mode at low load currents. To select Burst Mode operation, tie the MODE\_PLLIN pin to ground. To select forced continuous operation, tie the MODE\_PLLIN pin to  $INTV_{CC}$ . To select pulse-skipping mode, tie the MODE\_PLLIN pin to a DC voltage greater than 1.2V and less than  $INTV_{CC}-1.3V$ . When the controller is enabled for Burst Mode operation, the minimum peak current in the inductor is set to approximately 30% of the maximum sense voltage even though the voltage on the COMP pin indicates a lower value.

If the average inductor current is higher than the required current, the internal error amplifier will decrease the voltage on the COMP pin. When the COMP voltage drops below 0.425V, an internal sleep signal goes high (enabling sleep mode) and both external MOSFETs are turned off. The COMP pin is then disconnected from the output of the EA and parked at 0.450V.

In sleep mode, much of the internal boost controller circuitry is turned off and the LTM4656 draws only 50 $\mu$ A of quiescent current. In sleep mode, the load current is supplied by the output capacitor. As the output voltage decreases, the internal error amplifier output begins to rise. When the output voltage drops enough, the COMP pin is reconnected to the output of the internal error amplifier, the sleep signal goes low, and the controller resumes normal operation by turning on the bottom external MOSFET on the next cycle of the internal oscillator. When the controller is enabled for Burst Mode operation, the inductor current is not allowed to reverse. The internal reverse current comparator (IR) turns off the top external MOSFET just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller operates in discontinuous current operation.

In forced continuous operation or when clocked by an external clock source to use the phase-locked loop. See the Frequency Selection and Phase-Locked Loop (FREQ and MODE\_PLLIN Pins) section, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined by the voltage on the COMP pin, just as in normal operation. In this mode, the efficiency at light loads is lower than in Burst Mode operation. However, continuous operation has the advantages of lower output voltage ripple and less interference to audio circuitry, as it maintains constant-frequency operation independent of load current.


When the MODE\_PLLIN pin is connected for pulse-skipping mode, the LTM4656 boost converter operates in PWM pulse-skipping mode at light loads. In this mode, constant-frequency operation is maintained down to approximately 1% of designed maximum output current. At very light loads, the internal current comparator may remain tripped for several cycles and force the external bottom MOSFET to stay off for the same number of cycles (i.e., skipping pulses). The inductor current is not allowed to reverse (discontinuous operation). This mode, like forced continuous operation, exhibits low output ripple as well as low audio noise and reduced RF interference as compared to Burst Mode operation. It provides higher low current efficiency than forced continuous mode, but not nearly as high as Burst Mode operation.

### Frequency Selection and Phase-Locked Loop (FREQ and MODE\_PLLIN Pins)

The selection of switching frequency is a trade-off between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and/or capacitance to maintain low output ripple voltage. The switching frequency of the LTM4656 boost controllers can be selected using the FREQ pin. If the MODE\_PLLIN pin is not being driven by an external clock source, the FREQ pin can be tied to

## APPLICATIONS INFORMATION

GND, tied to INTV<sub>CC</sub>, or programmed through an external resistor. Tying FREQ to GND selects 350kHz while tying FREQ to INTV<sub>CC</sub> selects 535kHz. Placing a resistor between FREQ and GND allows the frequency to be programmed between 50kHz and 900kHz, as shown in Figure 6. The recommended operating range for the LTM4656 is 300kHz to 780kHz based on the internal 4.7μH inductor.



**Figure 6. Relationship Between Oscillator Frequencies and Resistor Value at the FREQ Pin**

A phase-locked loop (PLL) is available on the LTM4656's boost converter to synchronize the internal oscillator to an external clock source that is connected to the MODE\_PLLIN pin. The LTM4656's boost converter phase detector adjusts the voltage (through an internal low pass filter) of the VCO input to align the turn-on of the external bottom MOSFET to the rising edge of the synchronizing signal.

The VCO input voltage is pre-biased to the operating frequency set by the FREQ pin before the external clock is applied. If pre-biased near the external clock frequency, the PLL loop only needs to make slight changes to the VCO input in order to synchronize the rising edge of the external clock's to the rising edge of BG. The ability to pre-bias the loop filter allows the PLL to lock-in rapidly without deviating far from the desired frequency.

The MODE\_PLLIN is guaranteed to lock to an external clock source whose frequency is between 75kHz and 850kHz.


The typical input clock thresholds on the MODE\_PLLIN pin are 1.6V (rising) and 1.2V (falling).

### Overtemperature Protection

At higher temperatures, or in cases where the internal power dissipation causes excessive self-heating of the boost controller (such as an INTV<sub>CC</sub> short to ground), the overtemperature shutdown circuitry will shut down the boost converter. When the junction temperature exceeds approximately 170°C, the overtemperature circuitry disables the INTV<sub>CC</sub> LDO, causing the INTV<sub>CC</sub> supply to collapse and effectively shut down the entire boost controller chip. Once the junction temperature drops back to approximately 155°C, the INTV<sub>CC</sub> LDO turns back on. Long-term overstress ( $T_J > 125^\circ\text{C}$ ) should be avoided as it can degrade the performance or shorten life. As explain above in the inline protection, if an overcurrent short occurs in the boost converter section, then the inline protection will operate in a low duty cycle retry mode.

### Thermal Performance

The LTM4656 provides adequate heat sinking utilizing the inductor on top of package, and can either be cooled with airflow or other heat sinking methods. Figure 7 shows a 12V to 24V boost at 96W conversion with only ~ 36°C rise with 200LFM.



**Figure 7. 12V<sub>IN</sub> to 24V<sub>OUT</sub> at 4A (96W), 200LFM Air Flow Thermal Plot**



## APPLICATIONS INFORMATION

### Thermal Considerations and Output Current Derating

The thermal resistances reported in the Pin Configuration section of the data sheet are consistent with those parameters defined by JESD51-9 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a  $\mu$ Module package mounted to a hardware test board—also defined by JESD51-9 (Test Boards for Area Array Surface Mount Package Thermal Measurements). The motivation for providing these thermal coefficients is found in JESD51-12 (Guidelines for Reporting and Using Electronic Package Thermal Information).

Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to anticipate the  $\mu$ Module regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the Pin Configuration section are in-and-of themselves not relevant to providing guidance of thermal performance; instead, the derating curves provided in the data sheet can be used in a manner that yields insight and guidance pertaining to one's application usage, and can be adapted to correlate thermal performance to one's own application.

The Pin Configuration section typically gives four thermal coefficients explicitly defined in JESD 51-12; these coefficients are quoted or paraphrased below:

$\theta_{JA}$ , the thermal resistance from junction-to-ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure.

This environment is sometimes referred to as “still air” although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

$\theta_{JCbottom}$ , the thermal resistance from junction-to-ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as “still air” although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

$\theta_{JCTop}$ , the thermal resistance from junction-to-top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical  $\mu$ Module are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta_{JCbottom}$ , this value may be useful for comparing packages but the test conditions don't generally match the user's application.

$\theta_{JB}$ , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the  $\mu$ Module and into the board, and is really the sum of the  $\theta_{JCbottom}$  and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured at a specified distance from the package, using a two-sided, two-layer board. This board is described in JESD 51-9.




Figure 8. Graphical Representation of JESD51-12 Thermal Coefficients

## APPLICATIONS INFORMATION

A graphical representation of the aforementioned thermal resistances is given in Figure 8; blue resistances are contained within the  $\mu$ Module regulator, whereas green resistances are external to the  $\mu$ Module.


As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD 51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a  $\mu$ Module. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the  $\mu$ Module—as the standard defines for  $\theta_{JCTop}$  and  $\theta_{JCbottom}$ , respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within a SIP (system-in-package) module, be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the  $\mu$ Module and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a software-defined JEDEC environment consistent with JESD51-9 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the  $\mu$ Module with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled-environment chamber while operating the device at the same power


loss as that which was simulated. An outcome of this process and due-diligence yields a set of derating curves provided in other sections of this data sheet. After these laboratory tests have been performed and correlated to the  $\mu$ Module model, then the  $\theta_{JB}$  and  $\theta_{BA}$  are summed together to correlate quite well with the  $\mu$ Module model with no airflow or heat sinking in a properly define chamber. This  $\theta_{JB} + \theta_{BA}$  value is shown in the Pin Configuration section and should accurately equal the  $\theta_{JA}$  value because approximately 100% of power loss flows from the junction through the board into ambient with no airflow or top mounted heat sink.

The 5V, 12V and 24V input power loss curves in Figure 9 to Figure 11 can be used in coordination with the load current derating curves in Figure 12 to Figure 17 for calculating an approximate  $\theta_{JA}$  thermal resistance for the LTM4656 with various heat sinking and airflow conditions. The power loss curves are taken at room temperature, and are increased with multiplicative factors according to the ambient temperature. These approximate factors is 1.4 assuming the junction temperature at 120°C. The output voltages are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 120°C maximum while lowering output current or power with increasing ambient temperature. The decreased output current will decrease the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example in Figure 15, the load current is derated to ~3.2A at ~80°C with no air or heat sink and the power loss for the 12V to 24V at 3.2A output is about 3W. The 4.48W loss is calculated with the ~3W room temperature loss from the 12V to 24V power loss curve at 3.2A, and the 1.4 multiplying factor. If the 80°C ambient temperature is subtracted from the 120°C junction temperature, then


# APPLICATIONS INFORMATION




**Figure 9. Power Loss vs Load Current 5VIN Based on LTM4656**




**Figure 10. Power Loss vs Load Current 12VIN Based on LTM4656**




**Figure 11. Power Loss vs Load Current 24VIN Based on LTM4656**




**Figure 12. LTM4656 5VIN 12VOUT 400kHz no HS**




**Figure 13. LTM4656 5VIN 24VOUT 500kHz no HS**




**Figure 14. LTM4656 5VIN 36VOUT 500kHz no HS**



**Figure 15. LTM4656 12VIN 24VOUT 550kHz no HS**



**Figure 16. LTM4656 12VIN 36VOUT 650kHz no HS**



**Figure 17. LTM4656 24VIN 36VOUT 650kHz no HS**

## APPLICATIONS INFORMATION

Table 2. 12V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 12	5	Figure 9	0	None	10
Figure 12	5	Figure 9	200	None	8
Figure 12	5	Figure 9	400	None	7.5

Table 3. 24V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figures 13, 15	5, 12	Figure 10	0	None	10
Figures 13, 15	5, 12	Figure 10	200	None	8
Figures 13, 15	5, 12	Figure 10	400	None	7.5

Table 4. 36V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figures 14, 16, 17	5, 12, 24	Figure 11	0	None	10
Figures 14, 16, 17	5, 12, 24	Figure 11	200	None	8
Figures 14, 16, 17	5, 12, 24	Figure 11	400	None	7.5

Table 5. Capacitor Matrix

BV <sub>IN</sub> (BULK) (μF)	BV <sub>IN</sub> (CER) (μF)	V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	FREQ (kHz)	MAX IN 8.5A			OUT (W)	C <sub>OUT</sub> (CER) (μF)	C <sub>OUT</sub> (Bulk)
					LOAD	I <sub>IN</sub>	DC			
100	22	5	8	300	5	8.65	0.38	40	10 × 2	100μF, 30mΩ × 2
100	22	5	12	400	3.6	9.34	0.58	43.2	10 × 2	100μF, 30mΩ × 2
100	22	5	24	500	1.35	7.18	0.79	32.4	10 × 2	100μF, 30mΩ × 2
100	22	5	36	500	1	7.83	0.86	36	10 × 2	100μF, 30mΩ × 2
100	22	12	20	500	5	8.68	0.40	100	10 × 2	100μF, 30mΩ × 2
100	22	12	24	550	4	8.42	0.50	96	10 × 2	100μF, 30mΩ × 2
100	22	12	36	650	2.5	7.95	0.67	90	10 × 2	100μF, 30mΩ × 2
100	22	12	28	650	3.25	8.02	0.57	91	10 × 2	100μF, 30mΩ × 2
100	10	24	28	500	5	5.94	0.14	140	10 × 2	100μF, 30mΩ × 2
100	10	24	36	650	5	7.70	0.33	180	10 × 2	100μF, 30mΩ × 2

BV <sub>IN</sub> BULK	Suncon HVA Series	100μF, 10V	V <sub>OUT</sub> BULK	Suncon HVA Series	100μF, 16V
	Suncon HVA Series	100μF, 16V		Suncon HVPF Series	100μF, 25V
	Suncon HVPF Series	100μF, 25V		Suncon HVT Series	150μF, 35V
BV <sub>IN</sub> CER	Murata GRM31CR71A226K	22μF, 16V	V <sub>OUT</sub> CER	Suncon HVP Series	82μF, 50V
	Murata GRM32ER61C226ME20	22μF, 16V		Murata GRM32DR71E106KA12L	10μF, 25V
	Murata GRM31CR71E106KA12L	10μF, 25V		Murata GRM32ER71H106KA12L	10μF, 50V
	Murata GRM32ER71H106KA12L	10μF, 50V			

## APPLICATIONS INFORMATION

the difference of 40°C divided by 4.48W equals a 9°C/W  $\theta_{JA}$  thermal resistance. Table 2 specifies a 10°C/W value which is very close. Table 2, Table 3, and Table 4 provide equivalent thermal resistances for 12V, 24V and 36V outputs with and without airflow and heat sinking. The derived thermal resistances in Table 2 to Table 4 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with the above ambient temperature multiplicative factors. The printed circuit board is a 1.6mm thick four-layer board with two-ounce copper for the two outer layers and one-ounce copper for the two inner layers. The PCB dimensions are 95mm × 76mm.

## SAFETY CONSIDERATIONS

The LTM4656 modules do not provide galvanic isolation from  $V_{IN}$  to  $V_{OUT}$ . There is no internal fuse. The device does support thermal shutdown and overcurrent protection with retry. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.


## LAYOUT CHECKLIST/EXAMPLE

The high integration of LTM4656 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.


- Use large PCB copper areas for high current paths, including  $V_{IN}$ ,  $BV_{IN}$ , GND and  $V_{OUT}$ . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the  $BV_{IN}$ , PGND and  $V_{OUT}$  pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.

- Do not put via directly on the pad, unless they are capped or plated over.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to GND underneath the unit.
- For parallel modules, tie the  $V_{FB}$ , COMP, SS, and  $\overline{SDHN}$  pins together. Use an internal layer to closely connect these pins together. The TRACK pin can be tied a common capacitor for regulator soft-start.
- Bring out test points on the signal pins for monitoring.

Figure 18 gives a good example of the recommended layout.



(a) TOP LAYER: LTM4656 16mm × 16mm



(b) BOTTOM LAYER: LTM4656 16mm × 16mm

**Figure 18. Recommended PCB Layout**

## TYPICAL APPLICATIONS






Figure 19. 5V Input to 12V<sub>OUT</sub> at 3.25A Design



### Short Circuit Trip



\*25mV SENSE IN FOLDBACK  
TIMER (218µs)

### Retry Cycle




Figure 20. 5V Input to 24V<sub>OUT</sub> at 1.35A Design

TYPICAL APPLICATIONS




Figure 21. 12V Input to 24VOUT at 4A Design






Figure 22. 2-Phase 12V Input to 24VOUT at 8A Design

## TYPICAL APPLICATIONS




**Figure 23. 5V Input to 36V<sub>OUT</sub> at 0.8A Design**



**Figure 24. 12V Input to 36V<sub>OUT</sub> at 2.5A Design**



**TYPICAL APPLICATIONS**



**Figure 25. 24V Input to 36V<sub>OUT</sub> at 5A Design**

## PIN CONFIGURATION TABLE



PACKAGE ROW AND COLUMN LABELING MAY VARY  
AMONG  $\mu$ Module PRODUCTS. REVIEW EACH PACKAGE  
LAYOUT CAREFULLY.


LTM4656Y Component BGA Pinout

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	BV <sub>IN</sub>	B1	BV <sub>IN</sub>	C1	BV <sub>IN</sub>	D1	BV <sub>IN</sub>	E1	GND	F1	SHDN
A2	BV <sub>IN</sub>	B2	BV <sub>IN</sub>	C2	BV <sub>IN</sub>	D2	BV <sub>IN</sub>	E2	GND	F2	GND
A3	BV <sub>IN</sub>	B3	BV <sub>IN</sub>	C3	BV <sub>IN</sub>	D3	BV <sub>IN</sub>	E3	NC	F3	GND
A4	BV <sub>IN</sub>	B4	BV <sub>IN</sub>	C4	BV <sub>IN</sub>	D4	GND	E4	GND	F4	GND
A5	GND	B5	GND	C5	GND	D5	GND	E5	GND	F5	GND
A6	GND	B6	GND	C6	GND	D6	GND	E6	GND	F6	COMP
A7	SENSE1	B7	SENSE1	C7	SENSE1	D7	GND	E7	GND	F7	SS
A8	SENSE1	B8	SENSE1	C8	SENSE1	D8	GND	E8	V <sub>FB</sub>	F8	PGOOD
A9	V <sub>IN</sub>	B9	V <sub>IN</sub>	C9	V <sub>IN</sub>	D9	GND	E9	GND	F9	V <sub>BIAS</sub>
A10	V <sub>IN</sub>	B10	V <sub>IN</sub>	C10	V <sub>IN</sub>	D10	V <sub>IN</sub>	E10	GND	F10	GND
A11	V <sub>IN</sub>	B11	V <sub>IN</sub>	C11	V <sub>IN</sub>	D11	V <sub>IN</sub>	E11	GND	F11	GND
A12	V <sub>IN</sub>	B12	V <sub>IN</sub>	C12	V <sub>IN</sub>	D12	V <sub>IN</sub>	E12	GND	F12	GND


PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
G1	GND	H1	GND	J1	V <sub>OUT</sub>	K1	V <sub>OUT</sub>	L1	V <sub>OUT</sub>	M1	V <sub>OUT</sub>
G2	GND	H2	UV	J2	V <sub>OUT</sub>	K2	V <sub>OUT</sub>	L2	V <sub>OUT</sub>	M2	V <sub>OUT</sub>
G3	GND	H3	FLT	J3	V <sub>OUT</sub>	K3	V <sub>OUT</sub>	L3	V <sub>OUT</sub>	M3	V <sub>OUT</sub>
G4	TMR	H4	TEMP <sup>+</sup>	J4	V <sub>OUT</sub>	K4	V <sub>OUT</sub>	L4	V <sub>OUT</sub>	M4	V <sub>OUT</sub>
G5	GND	H5	TEMP <sup>-</sup>	J5	V <sub>OUT</sub>	K5	V <sub>OUT</sub>	L5	V <sub>OUT</sub>	M5	V <sub>OUT</sub>
G6	MODE_PLLIN	H6	FREQ	J6	V <sub>OUT</sub>	K6	V <sub>OUT</sub>	L6	V <sub>OUT</sub>	M6	V <sub>OUT</sub>
G7	GND	H7	RUN	J7	GND	K7	GND	L7	GND	M7	GND
G8	GND	H8	GND	J8	GND	K8	GND	L8	GND	M8	GND
G9	INTV <sub>CC</sub>	H9	GND	J9	GND	K9	GND	L9	GND	M9	GND
G10	GND	H10	GND	J10	GND	K10	GND	L10	GND	M10	GND
G11	GND	H11	GND	J11	GND	K11	GND	L11	GND	M11	GND
G12	GND	H12	GND	J12	SW	K12	SW	L12	GND	M12	GND

# PACKAGE DESCRIPTION


**BGA Package**  
**144-Lead (16mm × 16mm × 7.07mm)**  
 (Reference LTC DWG # 05-08-1562 Rev B)




- NOTES:**
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
  2. ALL DIMENSIONS ARE IN MILLIMETERS. DRAWING NOT TO SCALE
  3. BALL DESIGNATION PER JEP95
  4. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN 1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
  5. PRIMARY DATUM -Z- IS SEATING PLANE
  6. PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG  $\mu$ Module PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY



SYMBOL	DIMENSIONS		NOTES
	MIN	NOM MAX	
A	6.57	7.07	7.42
A1	0.50	0.60	0.70
A2	2.31	2.41	2.51
b	0.60	0.75	0.90
b1	0.60	0.63	0.66
D	16.00		
E	16.00		
e	1.27		
F	13.97		
G	13.97		
H1	0.36	0.41	0.46
H2	1.95	2.00	2.05
H3	3.76	4.06	4.21
aaa			0.15
bbb			0.10
ccc			0.20
ddd			0.30
eee			0.15
TOTAL NUMBER OF BALLS: 144			



## PACKAGE PHOTO



## DESIGN RESOURCES

SUBJECT	DESCRIPTION	
<a href="#">μModule Design and Manufacturing Resources</a>	Design: <ul style="list-style-type: none"> <li>• Selector Guides</li> <li>• Demo Boards and Gerber Files</li> <li>• Free Simulation Tools</li> </ul>	Manufacturing: <ul style="list-style-type: none"> <li>• Quick Start Guide</li> <li>• PCB Design, Assembly and Manufacturing Guidelines</li> <li>• Package and Board Level Reliability</li> </ul>
<a href="#">μModule Regulator Products Search</a>	1. Sort table of products by parameters and download the result as a spread sheet. 2. Search using the Quick Power Search parametric table.	
<a href="#">Digital Power System Management</a>	Analog Devices' family of digital power supply management ICs are highly integrated solutions that offer essential functions, including power supply monitoring, supervision, margining and sequencing, and feature EEPROM for storing user configurations and fault logging.	

## RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
<a href="#">LTM4661</a>	5.5V <sub>IN</sub> , 15V <sub>OUT</sub> , 4A Boost μModule Regulator.	1.8V ≤ V <sub>IN</sub> ≤ 5.5V, 2.5V ≤ V <sub>OUT</sub> ≤ 15V. 6.25mm × 6.25mm × 2.42mm BGA.
<a href="#">LTM4605</a>	20V <sub>IN</sub> , 20V <sub>OUT</sub> , 12A Buck-Boost μModule Regulator. External Inductor.	4.5V ≤ V <sub>IN</sub> ≤ 20V, 0.8V ≤ V <sub>OUT</sub> ≤ 16V. 15mm × 15mm × 2.82mm LGA.
<a href="#">LTM4607</a>	36V <sub>IN</sub> , 24V <sub>OUT</sub> , 10A Buck-Boost μModule Regulator. External Inductor.	4.5V ≤ V <sub>IN</sub> ≤ 36V, 0.8V ≤ V <sub>OUT</sub> ≤ 24V. 15mm × 15mm × 2.82mm LGA.
<a href="#">LTM4609</a>	36V <sub>IN</sub> , 34V <sub>OUT</sub> , 10A Buck-Boost μModule Regulator. External Inductor.	4.5V ≤ V <sub>IN</sub> ≤ 36V, 0.8V ≤ V <sub>OUT</sub> ≤ 34V. 15mm × 15mm × 2.82mm LGA. 15mm × 15mm × 3.42mm BGA.
<a href="#">LTM8054</a>	36V <sub>IN</sub> , 36V <sub>OUT</sub> , 5.4A Buck-Boost μModule Regulator. Integrated Inductor.	5V ≤ V <sub>IN</sub> ≤ 36V, 1.2V ≤ V <sub>OUT</sub> ≤ 36V. 11.25mm × 15mm × 3.42mm BGA.
<a href="#">LTM8055</a>	36V <sub>IN</sub> , 36V <sub>OUT</sub> , 8.5A Buck-Boost μModule Regulator. Integrated Inductor.	5V ≤ V <sub>IN</sub> ≤ 36V, 1.2V ≤ V <sub>OUT</sub> ≤ 36V. 15mm × 15mm × 4.92mm BGA.
<a href="#">LTM8056</a>	58V <sub>IN</sub> , 48V <sub>OUT</sub> , 5.4A Buck-Boost μModule Regulator. Integrated Inductor.	5V ≤ V <sub>IN</sub> ≤ 58V, 1.2V ≤ V <sub>OUT</sub> ≤ 48V. 15mm × 15mm × 4.92mm BGA.