
RENESAS HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM

Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 25/35/55ns (max.)
- Low-power operation
 - IDT70V26S
 Active: 300mW (typ.)
 - Standby: 3.3mW (typ.)
 - IDT70V26L
 Active: 300mW (typ.)
 - Standby: 660µW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility

- IDT70V26 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- M/S = VIH for BUSY output flag on Master
 M/S = VIL for BUSY input on Slave
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 84-pin PGA and PLCC
- Green parts available, see ordering information



1. (MASTER): BUSY is output; (SLAVE): BUSY is input.

BUSY outputs are non-tri-stated push-pull.

JULY 2019

DSC 2945/19

Description

The IDT70V26 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70V26 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-ormore word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for

reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 300mW of power.

The IDT70V26 is packaged in a ceramic 84-pin PGA and 84-Pin PLCC.

Pin Configurations^(1,2,3)



NOTES:

- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground supply.
- 3. Package body is approximately 1.15 in x 1.15 in x .17 in.
- 4. This package code is used to reference the package diagram.

Pin Configurations^(1,2,3) (con't.)

	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	I/O5L	I/O4L	I/O2L	I/Ool	ŌĒL	SEML	LBL	A12L	A11L	A8L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	I/O1L	UBL	CEL	A13L	A10L	A9L	A6L
	67	65		57 53 52						41	39
09	I/O11L	I/O9L			Vss	Vdd	R/₩L			A7L	A5L
	69	68						38	37		
08	I/O13L	I/O12L				A4L	A3L				
	72	71	73			33	35	34			
07	I/O15L	I/O14L	Vdd		1	DT70V26	BUSYL	A1L	Aol		
	75	70	74			GU84 ⁽⁴⁾		32	31	36	
06	I/O0r	Vss	Vss			34-Pin PG Fop View		Vss	M/S	A2L	
	76	77	78				(-)		28	29	30
05	I/O1R	I/O2R	Vdd						A1R	Aor	BUSYR
	79	80								26	27
04	I/O3R	I/O4R								Азв	A2R
	81	83			7	11	12]		23	25
03	I/O5R	I/O7R			Vss	Vss	SEMR			A6R	A4R
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	UBR	A12R	A9R	A7R	A5R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	A13R	A11R	A10R	A8R
/	A	В	С	D	E	F	G	н	J	к	L
Index											2945 drw 03

NOTES:

- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground supply.
- 3. Package body is approximately 1.12 in x 1.12 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names		
CE∟	CE r	Chip Enable		
R/WL	R/WR	Read/Write Enable		
ŌĒ∟	ŌĒr	Output Enable		
Aol - A13L	A0R - A13R	Address		
I/O0L - I/O15L	I/O0r - I/O15r	Data Input/Output		
SEM∟	SEM R	Semaphore Enable		
ŪB∟	UB r	Upper Byte Select		
LΒ	<u>LB</u> r	Lower Byte Select		
BUSY∟	BUSYR	Busy Flag		
M	/\$	Master or Slave Select		
V	DD	Power (3.3V)		
V	SS	Ground (0V)		

High-Speed 16K x 16 Dual-Port Static RAM

<u>Truth Table I — Non-Contention Read/Write Control</u>

		Inpu	uts ⁽¹⁾			Outputs		
ĈĒ	R∕ ₩	ŌĒ	ŪB	ĹΒ	SEM	I/O8-15	I/O0-7	Mode
Н	х	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power-Down
Х	х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power-Down
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN		Write to Both Bytes
L	н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	н	L	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AOL — A13L≠ AOR — A13R

2945 tbl 02

2945 tbl 03

Truth Table II — Semaphore Read/Write Control⁽¹⁾

		Inpu	uts ⁽¹⁾			Outputs		
ĈĒ	R∕ ₩	ŌĒ	ŪB	LΒ	SEM	I/O8-15	I/O0-7	Mode
Н	н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
х	н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
н	Ŷ	Х	Х	Х	L	DATAIN		Write I/Oo into Semaphore Flag
х	Ŷ	Х	Н	Н	L	DATAIN		Write I/Oo into Semaphore Flag
L	х	Х	L	Х	L			Not Allowed
L	х	Х	Х	L	L			Not Allowed

NOTE:

1. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O15). These eight semaphores are addressed by Ao-Ae.

High-Speed 16K x 16 Dual-Port Static RAM

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	℃
Tjn	Junction Temperature	+150	٥°
Ιουτ	DC Output Current	50	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. VTERM must not exceed VDD + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDD + 0.3V.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

Capacitance⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

 This parameter is determined by device characterization but is not production tested.

 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Commercial Temperature Rang

2945 tbl 05

2945 tbl 06

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3

NOTES:

2945 tbl 04

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions⁽²⁾

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	v
Vін	Input High Voltage	2.0		$VDD + 0.3^{(2)}$	v
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	V

NOTES:

1. VIL \geq -1.5V for pulse width less than 10ns.

2. VTERM must not exceed VDD + 0.3V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

2945 tbl 07

			70V26S		70V26L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
L	Input Leakage Current ⁽¹⁾	VDD = 3.6V, VIN = 0V to VDD		10		5	μA
llo	Output Leakage Current	\overline{CE} = VIH, VOUT = 0V to VDD		10		5	μA
Vol	Output Low Voltage	IOL = +4mA		0.4		0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	-	2.4		V

NOTE:

1. At VDD \leq 2.0V, input leakages are undefined.

2945 tbl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($V_{DD} = 3.3V \pm 0.3V$)

					70V26X25 Com'l & Ind		70V26X35 Com'l Only		70V26X55 Com'l Only		
Symbol	Parameter	Test Condition	Versi	on	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
lcc	Dynamic Operating Current	<u>SEM</u> = V⊮	COM'L	S L	100 100	170 140	90 90	140 120	90 90	140 120	mA
	(Both Ports Active)	$f = fMAX^{(0)}$	IND	S L	100 100	200 185					mA
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}_{R} = \overline{CE}_{L} = V_{H}$ $\overline{SEM}_{R} = \overline{SEM}_{L} = V_{H}$	COM'L	S L	14 12	30 24	12 10	30 24	12 10	30 24	mA
	Level Inputs)	$f = fMAX^{(3)}$	IND	S L	14 12	60 50				Max. 140 120 — 30	mA
ISB2	Standby Current (One Port - TTL	$\overline{CE}^{*}A^{*} = V_{IL}$ and $\overline{CE}^{*}B^{*} = V_{IH}^{(5)}$ Active Port Outputs Disabled,	COM'L	S L	50 50	95 85	45 45	87 75	45 45		mA
	Level Inputs)	$\frac{f=f_{MA}x^{(3)}}{\overline{SEM}_{R}} = \overline{SEM}_{L} = V_{H}$	IND	S L	50 50	130 105					mA
ISB3	Full Standby Current (Both Ports -	Both Ports \overline{CE}_{L} and $\overline{CE}_{R} \ge V DD - 0.2V$,	COM'L	S L	1.0 0.2	6 3	1.0 0.2	6 3	1.0 0.2		mA
	CMOS Level Inputs)	$ \begin{array}{l} \mbox{Vin} \geq \mbox{Vdd} \ - \ 0.2 \mbox{V or} \\ \mbox{Vin} \leq \ 0.2 \mbox{V,} \ f = \ 0^{(4)} \\ \mbox{SEMr} = \ \mbox{SEML} \geq \mbox{Vdd} \ - \ 0.2 \mbox{V} \end{array} $	IND	S L	1.0 0.2	6 3		_			mA
ISB4	Full Standby Current (One Port -	$\overline{CE}^{"A"} \leq 0.2V$ and $\overline{CE}^{"B"} \geq VDD - 0.2V^{(5)}$	COM'L	S L	60 60	90 80	55 55	85 74	55 55		mA
	CMOS Level Inputs)	$\label{eq:second} \begin{split} \overline{SEM_R} &= \overline{SEM_L} \geq V \text{DD} - 0.2V \\ V_{\text{IN}} \geq V \text{DD} - 0.2V \text{ or } V_{\text{IN}} \leq 0.2V \\ \text{Active Port Outputs Disabled,} \\ f &= f_{\text{MAX}}^{(3)} \end{split}$	IND	S L	60 60	125 90				—	mA

NOTES:

1. 'X' in part number indicates power rating (S or L)

2. VDD = 3.3V, TA = +25°C, and are not production tested. ICCDC = 80mA (Typ.)

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC Test Conditions" of input levels of GND to 3V.


4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2








Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) * Including scope and jig.

2945 tbl 11

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾

		70V26X25 Com'l & Ind		70V26X35 Com'l Only		70V26X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
tRC	Read Cycle Time	25		35		55		ns
taa	Address Access Time		25		35		55	ns
tACE	Chip Enable Access Time ⁽³⁾		25		35		55	ns
tabe	Byte Enable Access Time ⁽³⁾		25		35		55	ns
taoe	Output Enable Access Time		15		20		30	ns
tон	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time ^(1,2)	3		3		3		ns
tHZ	Output High-Z Time ^(1,2)	-	15		20		25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	25		35		50	ns
tSOP	Semaphore Flag Update Pulse (OE or SEM)	15		15		15		ns
tsaa	Semaphore Address Access Time		35		45		65	ns

NOTES:


1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.

3. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$.


4. 'X' in part number indicates power rating (S or L).

Timing of Power-Up Power-Down



High-Speed 16K x 16 Dual-Port Static RAM

Waveform of Read Cycles⁽⁵⁾



NOTES:

1. Timing depends on which signal is asserted last, $\overline{\text{OE}},\,\overline{\text{CE}},\,\overline{\text{LB}},\,\text{or}\,\overline{\text{UB}}.$

2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .

3. tedd delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.

4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.

5. $\overline{\text{SEM}} = \text{VIH}.$

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

		Co	26X25 om'l Ind		26X35 I Only		26X55 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE	- 							
twc	Write Cycle Time	25		35		55		ns
tew	Chip Enable to End-of-Write ⁽³⁾	20		30	_	45		ns
taw	Address Valid to End-of-Write	20		30		45		ns
tas	Address Set-up Time ⁽³⁾	0		0		0		ns
twp	Write Pulse Width	20		25		40		ns
twR	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	15		20		30		ns
tHZ	Output High-Z Time ^(1,2)		15		20		25	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		0	_	ns
twz	Write Enable to Output in High-Z ^(1,2)		15		20		25	ns
tow	Output Active from End-of-Write ^(1,2,4)	0		0		0	_	ns
tswrd	SEM Flag Write to Read Time	5		5		5	-	ns
tsps	SEM Flag Contention Window	5		5		5		ns
		-	-	-	-	-	-	2945 tbl 12

NOTES:

1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.

3. To access RAM, \overrightarrow{CE} = VIL and \overrightarrow{SEM} = VIH. To access semaphore, \overrightarrow{CE} = VIH and \overrightarrow{SEM} = VIL. Either condition must be valid for the entire tew time.


4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

5. 'X' in part numbers indicates power rating (S or L).


High-Speed 16K x 16 Dual-Port Static RAM

Commercial Temperature Range

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(1,5,8)



Timing Waveform of Write Cycle No. 2, **CE**, **UB**, **LB** Controlled Timing^(1,5)




NOTES:

- 2. A write occurs during the overlap (tew or twp) of a LOW \overline{CE} and a LOW R/\overline{W} for memory array writing cycle.
- 3. twn is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- If OE is LOW during RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, \overline{CE} = VIL and \overline{SEM} = VIH. To access semaphore, \overline{CE} = VIH and \overline{SEM} = VIL. tew must be met for either condition.

^{1.} R/ \overline{W} or \overline{CE} or \overline{UB} and \overline{LB} must be HIGH during all address transitions.

Commercial Temperature Range

Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾




NOTES:

1. $\overline{CE} = V_{IH}$ or $\overline{UB} \& \overline{LB} = V_{IH}$ for the duration of the above timing (both write and read cycle).

2. "DATAOUT VALID' represents all I/O's (I/Oo-I/O15) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



NOTES:

1. DOR = DOL = VIL, $\overline{CE}R = \overline{CE}L = VIH$, or both $\overline{UB} \& \overline{LB} = VIH$.

2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

3. This parameter is measured from R/\overline{W} "^A" or \overline{SEM} "^A" going HIGH to R/\overline{W} "^B" or \overline{SEM} "^B" going HIGH.

4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

			70V26X25 Com'l & Ind		70V26X35 Com'l Only		70V26X55 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	G (M/ S = VIH)							
tBAA	BUSY Access Time from Address Match		25		35		45	ns
tBDA	BUSY Disable Time from Address Not Match		25		35		45	ns
tBAC	BUSY Access Time from Chip Enable Low		25		35		45	ns
tBDC	BUSY Disable Time from Chip Enable High		25		35		45	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5		5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		35		40		50	ns
twн	Write Hold After BUSY ⁽⁵⁾	20		25		25		ns
BUSY INPUT	TIMING (M/ $\overline{\mathbf{S}}$ = VIL)							
twв	BUSY Input to Write ⁽⁴⁾	0		0		0		ns
twн	Write Hold After BUSY ⁽⁵⁾	20		25		25	_	ns
PORT-TO-POP	RT DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾		55		65		85	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾		50		60		80	ns
	-	-	-	-	-	-	-	2945 tbl 13

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VI+)".

2. To ensure that the earlier of the two ports wins.


3. tBDD is a calculated parameter and is the greater of 0, twDD - twP (actual) or tDDD - tDW (actual).

4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".

5. To ensure that a write cycle is completed on port "B" after contention on port "A".

6. 'X' in part number indicates power rating (S or L).

Timing Waveform of Write with Port-to-Port Read and **BUSY**^(2,4,5)



2. $\overline{CE}L = \overline{CE}R = VIL$

NOTES:


3. $\overline{OE} = V_{IL}$ for the reading port.

4. If $M/\overline{S} = V_{IL}$ (SLAVE), then \overline{BUSY} is an input ($\overline{BUSY}_{A''} = V_{IH}$ and $\overline{BUSY}_{B''} = "don't care"$, for this example).

5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".



Timing Waveform of Write with **BUSY**




NOTES:


1. twn must be met for both $\overline{\text{BUSY}}$ input (SLAVE) and output (MASTER).

2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.

Waveform of **BUSY** Arbitration Controlled by \overline{CE} Timing⁽¹⁾



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2. If tAPS is not satisfied, the BUSY signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.

Truth Table III — Address **BUSY** Arbitration

Inputs			Out	puts	
ĒĒ∟	CE R	Aol-A13L Aor-A13r	BUSTL ⁽¹⁾	BUSY R ⁽¹⁾	Function
х	х	NO MATCH	н	Н	Normal
н	х	MATCH	н	Н	Normal
х	н	MATCH	н	н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2945 tbl 14

1. Pins BUSY_L and BUSY_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY_x outputs on the IDT70V26 are push pull, not open drain outputs. On slaves the BUSY_x input internally inhibits writes.

L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If they is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

Truth Table IV — Example of Semaphore Procurement Sequence^(1,2,3)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V26.

2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O15). These eight semaphores are addressed by Ao-A2.

3. $\overline{CE} = V_{IH}, \overline{SEM} = V_{IL}$ to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description

The IDT70V26 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V26 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} HIGH). When a port is enabled, access to the entire memory array is permitted.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The \overline{BUSY} pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a \overline{BUSY} indication, the write signal is gated internally to prevent the write from proceeding.

2945 tbl 15

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag an illegal or illogical operation. If the write inhibit function of \overline{BUSY} logic is not desirable, the \overline{BUSY} logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins HIGH. If desired, unintended

High-Speed 16K x 16 Dual-Port Static RAM

Commercial Temperature Range

write operations can be prevented to a port by tying the $\overline{\text{BUSY}}$ pin for that port LOW.

The $\overline{\text{BUSY}}$ outputs on the IDT 70V26 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the $\overline{\text{BUSY}}$ indication for the resulting array requires the use of an external AND gate.

Width Expansion with **BUSY** Logic Master/Slave Arrays

When expanding an IDT70V26 RAM array in width while using $\overline{\text{BUSY}}$ logic, one master part is used to decide which side of the RAM array will receive a $\overline{\text{BUSY}}$ indication, and to output that indication. Any




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V26 RAMs.

number of slaves to be addressed in the same address range as the master use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT70V26 SRAM the \overline{BUSY} pin is an output if the part is used as a master (M/ \overline{S} pin = H), and the \overline{BUSY} pin is an input if the part used as a slave (M/ \overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating \overline{BUSY} on one side of the array and another master indicating \overline{BUSY} on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for word.

The BUSY arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a \overline{BUSY} flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V26 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port SRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port SRAM or any other shared resource.

The Dual-Port SRAM features a fast access time, and both ports

are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port SRAM. These devices have an automatic powerdown feature controlled by \overline{CE} , the Dual-Port SRAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where \overline{CE} and \overline{SEM} are both HIGH.

Systems which can best use the IDT70V26 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V26's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V26 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V26 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a LOW input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a

High-Speed 16K x 16 Dual-Port Static RAM

Commercial Temperature Range

standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins $A_0 - A_2$. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a LOW level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table IV). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table IV). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.


Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V26's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could



High-Speed 16K x 16 Dual-Port Static RAM

undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continu-

ously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



NOTES:

- 1. For other speeds, packages and powers contact your sales office.
- Green parts available. For specific speeds, packages and powers contact your local sales office. LEAD FINISH (SnPb) parts are Obsolete excluding PGA. Product Discontinuation Notice - PDN# SP-17-02 Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
25	70V26L25G	GU84	PGA	С
	70V26L25JG	PLG84	PLCC	С
	70V26L25JG8	PLG84	PLCC	С
35	70V26L35G	GU84	PGA	С
55	70V26L55G	GU84	PGA	С

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
35	70V26S35G	GU84	PGA	С
55	70V26S55G	GU84	PGA	С



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.



Datasheet Document History

03/25/99:	Initiated datasheet document history
	Converted to new format
	Cosmetic and typographical corrections
	Page 2 and 3 Added additional notes to pin configurations
06/10/99:	Changed drawing format
08/06/99:	Page 1 Removed Preliminary
08/30/99:	Page 1 Changed 660mW to 660µW
11/12/99:	Replaced IDT logo
06/06/00:	Page 5 Increased storage temperature parameter & Clarified TA parameter
	Page 6 DC Electrical parameters-changed wording from "open" to "disabled"
	Changed ±200mV to 0mV in notes
07/21/03:	Page 2 & 3 Added date revision to pin configurations
	Page 2, 3, 5 -8 & 11 Changed naming conventions from Vcc to Vdd and from GND to Vss
	Page 6 Added Industrial temp to DC Electrical Characteristics for standard power and low power for 25ns speed
	Page 7, 8 & 11 Added Industrial temp to AC Electrical Characteristics for 25ns speed
	Page 1 & 17 Added Industrial temp at 25ns to Features and in ordering information
	Page 1 & 17 Updated IDT logo from TM to $oldsymbol{ ilde{B}}$
02/15/08:	Page 1 Added green availability to features
	Page 17 Added green indicator to ordering information
	Page 17 Added die stepping indicator to ordering information
01/19/09:	Page 17 Removed "IDT" from orderable part number
06/14/18:	Page 17 Removed the "Step" indicator and the note and added the T&R to the ordering information
	Product Discontinuation Notice - PDN#SP-17-02
	Last time buy expires June 15, 2018
07/26/19:	Page 1 & 17 Deleted obsolete Industrial speed grade 25ns in Features and Ordering Information
	Page 2 Rotated PLG84 PLCC pin configuration to accurately reflect pin 1 orientation
	Page 17 Added Orderable Part Information table

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>