# **FMS7951** Zero Delay Clock Multiplier

# Features

- Low Voltage CMOS or PECL reference input
- Up to 175 MHz of output frequency
- Nine configurable outputs
- Output enable pin
- 250 pS of output to output skew
- 300 pS of Cycle to Cycle Jitter
- V<sub>DD</sub> Range of 3.3V ±0.2V
- Commercial temperature range
- Available in 32 pin TQFP

# Description

FMS7951 is a high speed, zero delay, low skew clock driver. It uses phase locked loop technology to generate frequencies up to 175 MHz.

It has four banks of configurable outputs. By externally connecting one of the outputs to FBIN, the internal PLL will lock in both phase and frequency to the incoming clock. Any changes to the input clock will be tracked by the outputs. Depending on the selected output for feedback connection, the output frequencies will be as 1X, 2X or 4X of the input.

REF\_SEL allows selection between PECL input or TCLK a CMOS clock driven input. Connecting PLL\_EN LOW and REF\_SEL HIGH will by pass the Phase locked loop. In this mode, FMS7951 will be in clock buffer mode where any clock applied to TCLK will be divided down to the four output banks. This is ideal for system diagnostic test. When PLL\_EN is HIGH, the PLL is enabled, and any clock applied to TCLK will be locked in both phase and frequency to FBIN. PECL\_CLK is activated when REF\_SEL is high.

FMS7951 operates at 3.3 Volts and is available in 32 pin LQFP.



# **Block Diagram**

REV. 1.0.0 1/9/01

# **Pin Assignments**



# **Pin Description**

Pin Name	Pin #	Pin Type	Description
VDDCOR	1	PWR	<b>Power Connection.</b> Power supply for core logic and PLL circuitry. Connect to 3.3 Volts nominal.
FBIN	2	IN	Feedback In. PLL feedback input. The user connects it to one of the outputs.
DIV_SEL(A:D)	3, 4, 5, 6	IN	<b>Divider Select:</b> It divides the clock to a desirable value. See table 2. No internal pull up or pull down.
GNDCOR	7	PWR	<b>Ground Connection.</b> Ground for core logic and PLL circuitry. Connect to the common system ground plane.
PECL_CLK/ PECL_CLK	8, 9	IN	<b>PECL Clock Input:</b> These are differential PECL inputs when REF_SEL is Low, they are activated.
ŌĒ	10	IN	<b>Output Enable.</b> When high, all outputs are in high impedance. Normal operation when asserted low.
VDDOUT	11, 15, 19, 23, 27	PWR	<b>Power Connection.</b> Power supply for all the output buffers. Connect to 3.3 Volts nominal.
Q <sub>A</sub> ; Q <sub>B</sub> ; Q <sub>C</sub> (0:1); Q <sub>D</sub> (0:4)	12, 14, 16, 18, 20, 22, 24, 26, 28	OUT	Clock Outputs. These outputs are multiple of the input.
GNDOUT	13, 17, 21, 25, 29	PWR	<b>Ground Connection.</b> Ground for all the outputs. Connect to common system ground plane.
TCLK	30	IN	<b>Test Clock.</b> When PLL-EN is low, all outputs are buffer copy of TCLK.
PLL_EN	31	IN	PLL Enable. When low, PLL is by passed.
REF_SEL	32	IN	<b>Reference Select.</b> When low, PECL_CLK/PECL_CLK is used for input. When high, TCLK is used for input.

#### **Table 1. Functionality**

REF_SEL	PLL_EN	ŌĒ	PLL	All Outputs	Input
0	0	1	By Pass	Hi-Z	PECL_CLK
0	0	0	By Pass	Running	PECL_CLK
0	1	0	Enabled	Running	PECL_CLK
1	0	1	By Pass	Hi-Z	TCLK
1	0	0	By Pass	Running	TCLK
1	1	0	Enabled	Running	TCLK

#### **Table 2. Input Versus Output Frequency**

DIV_SELA	DIV_SELB	DIV_SELC	DIV_SELD	QA	QB	QC	QD
0	0	0	0	2XREF	REF	REF	REF
0	0	0	1	4XREF	2XREF	2XREF	REF
0	0	1	0	2XREF	REF	1/2REF	REF
0	0	1	1	4XREF	2XREF	REF	REF
0	1	0	0	2XREF	1/2REF	REF	REF
0	1	0	1	4XREF	REF	2XREF	REF
0	1	1	0	2XREF	1/2REF	1/2REF	REF
0	1	1	1	4XREF	REF	REF	REF
1	0	0	0	REF	REF	REF	REF
1	0	0	1	2XREF	2XREF	2XREF	REF
1	0	1	0	REF	REF	1/2REF	REF
1	0	1	1	2XREF	2XREF	REF	REF
1	1	0	0	REF	1/2REF	REF	REF
1	1	0	1	2XREF	REF	2XREF	REF
1	1	1	0	REF	1/2REF	1/2REF	REF
1	1	1	1	2XREF	REF	REF	REF

#### Note:

1. Reference input could be either PECL\_CLK or TCLK input.

2. FBIN is tied to QD output for table

#### Table 3. Divide Select Functionality

DIV_SEL A	DIV_SEL B	DIV_SEL D	DIV_SEL D	QA	QB	QC	QD
0	0	0	0	÷2	÷4	÷4	÷4
1	1	1	1	÷4	÷8	÷8	÷8

Symbol	Parameter	Ratings	Units
V <sub>DD</sub> , V <sub>IN</sub>	Voltage on any pin with respect to ground	-0.5 to 7.0	V
TSTG	Storage Temperature	-65 to 150	°C
Τ <sub>B</sub>	Ambient Temperature	-55 to 125	°C
TA	Operating Temperature	0 to 70	°C

#### **Absolute Maximum Ratings**

Stresses greater than those listed in the table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may effect reliability.

# **DC Electrical Characteristics**

 $T_A = 0$  to 70°C; Supply Voltage 3.3 V ±0.2V (unless otherwise stated)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Low Voltage	VIL	TCLK; control pins			0.8	V
Input High Voltage	VIH	TCLK; control pins	2.0		3.6	V
Input Low Current	١ <sub>١L</sub>	V <sub>IN</sub> = 0	-10		10	μA
Input High Current	Іін	V <sub>IN</sub> = V <sub>DD</sub>	-30		30	μA
Peak to Peak Input	V <sub>PP</sub>	PECL_CLK/PCL_CLK	0.3		1.0	V
Common Modo Bango	Voup		Vpp_2.0			m\/
Common wode hange	V CMR		VDD-2.0		vDD-0.0	111V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 40 mA			0.5	V
Output High Voltage	Vон	I <sub>OH</sub> = –40mA	2.2			V
Input Capacitance <sup>(1)</sup>	CIN				7.0	pF
Supply Current	I <sub>DD</sub>	Outputs loaded		TBD	150	mA
Clock Stabilization <sup>(1)</sup>	TSTAB	From $V_{DD}$ = 3.3V to 1% Target			10	mS

#### Note:

1. Guaranteed by design, not subject to 100% production testing.

# **AC Electrical Characteristics**

 $T_A = 0$  to 70°C; Supply Voltage  $V_{DD} = 3.3V \pm 0.2V$ ,  $C_L = 10 \text{ pF}$  (unless otherwise stated)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin	Feedback Divide = 2	10		175	MHz
		Feedback Divide = 4	10		85	
		Feedback Divide = 8	10		42	
TCLK Input Rise/Fall Time <sup>(1)</sup>	TR_IN/TF_IN		-		3.0	ns
TCLK Input Duty Cycle <sup>(1)</sup>	D <sub>T_IN</sub>		25		75	%
Output Frequency Range	Fout	Q <sub>A</sub> ; DIV_SEL A = 0V			175	MHz
		Q <sub>B</sub> , Q <sub>C</sub> & Q <sub>D</sub> ; DIV_SEL B, C, D = 0V			88	MHz
Output to Output Skew	T <sub>SK1</sub>	$V_{TH} = V_{DD}/2$ ; DIV_SEL A = 0			750	pS
		$V_{TH} = V_{DD}/2$ ; DIV_SEL A = 1	-300		300	
Input to FBIN Delay	T <sub>SK2</sub>	TCLK	50		400	nS
		PECL_CLK	-950		-600	- p3

### AC Electrical Characteristics (Cont.)

 $T_A = 0$  to 70°C; Supply Voltage  $V_{DD} = 3.3V \pm 0.2V$ ,  $C_L = 10$  pF (unless otherwise stated)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Rise Time <sup>(1)</sup>	T <sub>R</sub>	0.8 to 2.0V	0.10		1.0	nS
Fall Time <sup>(1)</sup>	TF	2.0 to 0.8V	0.10		1.0	nS
Duty Cycle <sup>(1)</sup>	DT	$V_{TH} = V_{DD}/2$	45		55	%
Jitter (Cycle-Cycle)	TJIT	QA: DIV_SEL A = 0			450	pS
		QA: DIV_SEL A = 1			200	
		QB Output			200	
		QC(0:1) Outputs			300	
		QD(0:4) Outputs			375	

Note:

1. Guaranteed by design, not subject to 100% production testing.

### **Parameter Measurement Information**

### Duty Cycle (D<sub>T</sub>)



#### Rise/Fall Time (T<sub>R</sub>/T<sub>F</sub>)



### Output to Output Skew (T<sub>SK1</sub>)



### Input to Output Delay (T<sub>SK2</sub>)



# **Mechanical Dimensions**

32-Pin LQFP



### **Ordering Information**

Product Number	Package Description	Package Marking
FMS7951KWC	LQFP-32	7951KWC
FMS7951KWCX	LQFP-32 w/T+R	7951KWC

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.