

# **Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator**

**Check for Samples: [CDCLVC1310](http://www.ti.com/product/cdclvc1310#samples)**

- **High-Performance Crystal Buffer With Ultralow Wireless and Wired Infrastructure Noise Floor of –169 dBc/Hz • Networking and Data Communications**
- **Additive Phase Noise/Jitter Performance Is Medical Imaging**<br>25 fs<sub>RMS</sub> (Typ.)  **Perfolio Test and**
- **25 fsRMS (Typ.) Portable Test and Measurement • Level Translation With 3.3-V or 2.5-V Core and • High-End A/V 3.3-V, 2.5-V, 1.8-V, or 1.5-V Output Supply**
- **Device inputs consist of primary, secondary, <br>and crystal inputs, and manually selectable** The CDCLVC1310
	-
	-
- -
	- **Output Skew Is 30 ps (Typical)** QFN package.
	- **Total Propagation Delay Is 2 ns (Typical)**
	- **Synchronous and Glitch-Free Output Enable Is Available**
- **Offered in QFN-32 5-mm × 5-mm Package With Industrial Temperature Range of –40°C to 85°C**
- **Can Overdrive Crystal Input With LVCMOS Signal up to 50 MHz**

## **<sup>1</sup>FEATURES APPLICATIONS**

- 
- 
- 
- 
- 

**and crystal inputs, and manually selectable** The CDCLVC1310 is a highly versatile, low-jitter, low-<br>**(through pins) using the input MUX. The** nower clock fanout buffer which can distribute to ten **(through pins) using the input MUX. The** power clock fanout buffer which can distribute to ten<br>**primary and secondary inputs can accept** and low-litter I VCMOS clock outputs from one of three **primary and secondary inputs can accept** low-jitter LVCMOS clock outputs from one of three<br>LVPECL, LVDS, HCSL, SSTL or LVCMOS inputs, whose primary and secondary inputs can **LVPECL, LVDS, HCSL, SSTL or LVCMOS** inputs, whose primary and secondary inputs can<br> **signals and crystal input.** Suppose the section of the single-ended signals and crystal feature differential or single-ended signals and crystal input. Such a buffer is good for use in a variety of input. Such a buffer is good for use in a variety of **– Crystal Frequencies Supported Are From** and wired imaginations, and communication,<br>computing, low-power medical imaging, and portable<br>est and measurement applications. When the input is **Differential and Single-Ended Input** test and measurement applications. When the input is<br>**Frequencies Supported Are up to 200 MHz** an illegal level, the output is at a defined state. One an illegal level, the output is at a defined state. One **10 Single-Ended LVCMOS Outputs. The** can set the core to 2.5 V or 3.3 V, and output to 1.5 outp outputs can operate at 1.5-V, 1.8-V, 2.5-V or  $\frac{V_1}{V_2}$ . I.8 V, 2.5 V or 3.3 V. Pin programming easily<br>3.3-V Power-Supply Voltage.<br>- LVCMOS Outputs Operate up to 200 MHz (CDCLVC1310 comes in a small 32-pin 5-mm x 5-mm **– LVCMOS Outputs Operate up to 200 MHz** CDCLVC1310 comes in a small 32-pin 5-mm × 5-mm



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# **[CDCLVC1310](http://www.ti.com/product/cdclvc1310?qgpn=cdclvc1310)**



SCAS917E –JULY 2011–REVISED JANUARY 2014 **[www.ti.com](http://www.ti.com)**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **BLOCK DIAGRAM**



**Figure 1. High-Level Block Diagram of CDCLVC1310**



**[www.ti.com](http://www.ti.com)** SCAS917E –JULY 2011 – REVISED JANUARY 2014

#### **PINOUT DIAGRAM**



Copyright © 2011–2014, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SCAS917E&partnum=CDCLVC1310)* 3

**NSTRUMENTS** 

**FXAS** 





#### **Table 1. Input Selection**

<span id="page-3-0"></span>

(1) This mode is for XTAL input or overdrive of XTAL oscillator with LVCMOS input. For characteristics; see [LVCMOS OUTPUT](#page-6-0) [CHARACTERISTICS](#page-6-0).

(2) This mode is only XTAL bypass. For characteristics, see [LVCMOS](#page-6-0) [OUTPUT CHARACTERISTICS.](#page-6-0)

### **Table 2. INPUT/OUTPUT OPERATION(1)**



(1) Device must have switching edge to obtain output states.



**[www.ti.com](http://www.ti.com)** SCAS917E –JULY 2011 – REVISED JANUARY 2014

#### **Table 3. OE Function**



### **ABSOLUTE MAXIMUM RATINGS(1)**

over operating free-air temperature range (unless otherwise noted)



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)





### **THERMAL INFORMATION**



(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).  $(2)$  The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{1A}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

# **INPUT CHARACTERISTICS**

over recommended ranges of supply voltage (VDDO ≤ VDD), load and ambient temperature (unless otherwise noted)



(1) PRI/SEC\_INN biased to VDD / 2

(2)  $V_{II}$  should not be less than -0.3 V

(3) Input common-mode voltage is defined as  $V_{\text{IH}}$  (see [Figure 19](#page-17-0)).

specified in JESD51-7, in an environment described in JESD51-2a.



**[www.ti.com](http://www.ti.com)** SCAS917E –JULY 2011–REVISED JANUARY 2014

## **CRYSTAL CHARACTERISTICS**

over recommended ranges of supply voltage, load and ambient temperature (unless otherwise noted)



# **CRYSTAL OSCILLATOR CHARACTERISTICS**

over recommended ranges of supply voltage, load and ambient temperature (unless otherwise noted)



(1) Input signal swing (max) = 2 V; input signal  $t_r$  (max) = 10 ns;  $t_f$ (max) = 10 ns; functional, but device may not meed ac parameters. (2) Input signal swing (max) =  $V_{DD}$ ; input signal t<sub>r</sub> (max) = 10 ns; t<sub>f</sub>(max) = 10 ns; functional, but device may not meed ac parameters.

# <span id="page-6-0"></span>**LVCMOS OUTPUT CHARACTERISTICS**

over recommended ranges of supply voltage (VDDO ≤ VDD), load (50 Ω to VDDO/2), and ambient temperature (unless otherwise noted)

<span id="page-6-2"></span><span id="page-6-1"></span>

<span id="page-6-3"></span>(1) Calculation for part-to-part skew is the difference between the fastest and the slowest  $t_{pd}$  across multiple devices.



# **LVCMOS OUTPUT CHARACTERISTICS (continued)**

over recommended ranges of supply voltage (VDDO ≤ VDD), load (50 Ω to VDDO/2), and ambient temperature (unless otherwise noted)

<span id="page-7-0"></span>

(2) Integration range: 12 kHz–20 MHz; input source see the *[System-Level Additive-Jitter Measurement](#page-14-0)* section

(3) Single-ended input,  $f_{IN/OUT}$  = 125 MHz, VDD = VDDO = 3.3 V

(4) Differential input,  $f_{IN/OUT}$  = 125 MHz, VDD = VDDO = 3.3 V

(5) Stable V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>CM</sub><br>(6) See [Figure 18](#page-16-0).

8 **[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SCAS917E&partnum=CDCLVC1310)** Copyright © 2011–2014, Texas Instruments Incorporated



**[www.ti.com](http://www.ti.com)** SCAS917E –JULY 2011 – REVISED JANUARY 2014

# **PHASE NOISE WITH XTAL(1) SELECTED**

VDD = VDDO = 2.5 V or 3.3 V,  $f_{XTAI}$  = 25 MHz,  $T_A$  = 25°C (unless otherwise noted)

<span id="page-8-0"></span>

(1) Crystal specification: C<sub>L</sub> = 18 pF; ESR = 35  $\Omega$  (max); C<sub>0</sub> = 7 pF; drive level = 100  $\mu$ W (max)

### **DEVICE CURRENT CONSUMPTION**

over recommended ranges of supply voltage, load and ambient temperature (unless otherwise noted)



(1) I<sub>DD</sub> and I<sub>DD,XTAL</sub> is the current through V<sub>DD</sub>; outputs enabled or in the high-impedance state; no load.<br>(2) This is the formula for the power dissipation calculation (see the *[Power Considerations](#page-17-1)* section)

 $I_{DD,Total} = I_{DD} + I_{DD,Cloud} + I_{DD,dyn}$  [mA]  $I_{DD,dyn} = C_{PD} \times V_{DDO} \times f \times n$  [mA] I<sub>DD,Cload</sub> = C<sub>load</sub> × V<sub>DDO</sub> × f × n [mA]<br>n = Number of switching output pins

# **TEST CONFIGURATIONS**

[Figure 2](#page-9-0) through [Figure 8](#page-11-0) illustrate how to set up the device for a variety of test configurations.



**Figure 2. LVCMOS Output DC Configuration; Test Load Circuit**

<span id="page-9-2"></span><span id="page-9-0"></span>

**Figure 3. LVCMOS Input DC Configuration During Device Test**

<span id="page-9-4"></span><span id="page-9-1"></span>

<span id="page-9-3"></span>

<span id="page-10-1"></span>**[www.ti.com](http://www.ti.com)** SCAS917E –JULY 2011 – REVISED JANUARY 2014



**Figure 5. LVPECL Input Configuration During Device Test**

<span id="page-10-3"></span><span id="page-10-0"></span>

**Figure 6. HCSL Input Configuration During Device Test**

<span id="page-10-2"></span>



**EXAS** 

**NSTRUMENTS** 



<span id="page-11-1"></span>

<span id="page-11-0"></span>**Figure 8. SSTL Input Configuration During Device Test**



**[www.ti.com](http://www.ti.com)** SCAS917E –JULY 2011–REVISED JANUARY 2014

# **APPLICATION INFORMATION**

## **Typical Application Load**



**Figure 9. LVCMOS Output DC Configuration: Typical Application Load**

#### **Parameter Measurement Information**



**Figure 10. LVCMOS Output Voltage, and Rise and Fall Times**



**Figure 11. Differential and Single-Ended Output Skew and Propagation Delay**

## **Crystal Oscillator Input**

The crystal oscillator circuit is characterized with 18-pF parallel-resonant crystals. Choices of C1 and C2 were to minimize the ppm error. Optional resistor  $R_{\text{OPTIONAL}}$  limits the drive level of the oscillator circuit.





**Figure 12. Crystal Reference Input**

<span id="page-13-1"></span>The input XIN can accept single-ended LVCMOS signals in two configurations. It is possible to overdrive the oscillator stage or to use a pure LVCMOS input (see [Table 1](#page-3-0)). If overdriving the oscillator stage, it is necessary to ac-couple the input with a capacitor (see [Figure 13\)](#page-13-0). Otherwise, if selecting the bypass, there is no requirement for a coupling capacitor. Additional measurements and information about crystal oscillator input and limiting the drive level are available in the applications report *Crystal Oscillator Performance of the CDCLVC1310* [\(SCAA119](http://www.ti.com/lit/pdf/SCAA119)).

#### **NOTE**

If using the overdrive or bypass mode, the device is functional, but may not meet its ac parameters.





## <span id="page-13-0"></span>**Phase-Noise Performance**

The CDCLVC1310 provides ultralow phase-noise outputs (noise floor  $= -170$  dBc/Hz) if it has an attached crystal. [Figure 14](#page-14-1) shows the phase-noise plot of the CDCLVC1310 with a 25-MHz crystal at  $V_{DD} = V_{DDO} = 3.3$  V and room temperature.

#### **FXAS NSTRUMENTS**

#### **[www.ti.com](http://www.ti.com)** SCAS917E –JULY 2011–REVISED JANUARY 2014



**Figure 14. Phase-Noise Profile With 25-MHz Crystal at Nominal Conditions**

# <span id="page-14-1"></span><span id="page-14-0"></span>**System-Level Additive-Jitter Measurement**

For high-performance devices, limitations of the equipment influence phase-noise measurements. The noise floor of the equipment often exceeds the noise floor of the device. The real noise floor of the device is probably lower (see [LVCMOS Output Characteristics\)](#page-6-0). Phase noise is influenced by the input source and the measurement equipment. Additional measurements and information about system-level additive jitter and noise floor are available in the applications report *Phase Noise Performance of CDCLVC1310* [\(SCAA115](http://www.ti.com/lit/pdf/SCAA115)).



**Figure 15. Input Phase Noise (179.4 fs, Light Blue) and Output Phase Noise (180 fs, Dark Blue)**

# <span id="page-15-0"></span>**Output Enable**

Pulling OE to LOW  $(t_1)$ , forces the outputs to the high-impedance state after the next falling edge of the input signal (t<sub>2</sub>). The outputs remain in the high-impedance state as long as OE is LOW (see [Figure 16\)](#page-15-1).



<span id="page-15-1"></span>



**[www.ti.com](http://www.ti.com)** SCAS917E –JULY 2011–REVISED JANUARY 2014

If the outputs are in the high-impedance state, pulling OE to HIGH forces all outputs LOW asynchronously (t<sub>3</sub>). Within two clock cycles (maximum), the outputs start switching again  $(t_4)$ , after a falling edge of the input signal (see [Figure 17\)](#page-16-1).



**Figure 17. OE: Enable Outputs**

<span id="page-16-1"></span>If the outputs are in the high-impedance state and the input is static (no clock signal), OE works fully asynchronously. A transition of OE from LOW to HIGH forces the outputs to LOW. A transition from HIGH to LOW does not force to the high-impedance state again. Therefore, a state change requires a falling edge of the input signal (see [Figure 16\)](#page-15-1).

### **MUX Isolation**

The definition of MUX isolation is the difference in output amplitude (dB) between an active and a static input signal.



<span id="page-16-0"></span>**Figure 18. Output Spectrum of an Active and a Static Input Signal**

### **Differential Input Level**

 $VDD$   $=$   $=$   $=$   $=$   $=$   $=$   $=$   $=$   $=$ 



NOTE: The calculation for VCM is:  $V_{CM} = V_{DD} - V_{ICM} - V_{I, DIFF}/2$ 

**Figure 19. Differential Input Level**

### <span id="page-17-1"></span><span id="page-17-0"></span>**Power Considerations**

The following power consideration refers to the device-consumed power consumption only. The device power consumption is the sum of static power and dynamic power. The dynamic power usage consists of two components:

- Power used by the device as it switches states
- Power required to charge any output load

The output load can be capacitive-only or capacitive and resistive. Use the following formula to calculate the power consumption of the device:

$$
P_{Dev} = P_{stat} + P_{dyn} + P_{Cloud} (see Figure 20 and Figure 21)
$$
  
\n
$$
P_{stat} = I_{DD} \times V_{DD}
$$
  
\n
$$
P_{dyn} + P_{Cloud} = (I_{DD,dyn} + I_{DD,Cloud}) \times V_{DDO}
$$

where:

 $I_{DD,dvn} = C_{PD} \times V_{DDO} \times f \times n$  [mA] (see [Figure 22](#page-18-0))  $I_{DD,Cloud} = C_{load} \times V_{DDO} \times f \times n$  [mA]

Example for power consumption of the CDCLVC1310: 10 outputs are switching,  $f = 100$  MHz,  $V_{DD} = V_{DDO} = 3.3$ V and assuming  $C_{load} = 2$  pF per output:

 $P_{Dev} = 46.2$  mW + 117.5 mW = 163.7 mW  $P_{stat} = 14 \text{ mA} \times 3.3 \text{ V} = 46.2 \text{ mW}$  $P_{dyn}$  +  $P_{Cloud}$  = (29 mA + 6.6 mA) x 3.3 V = 117.5 mW  $I_{DD\,dyn} = 8.8$  pF  $\times$  3.3 V  $\times$  100 MHz  $\times$  10 = 29 mA  $I_{DD,Cloud} = 2 pF \times 3.3 V \times 100 MHz \times 10 = 6.6 mA$ 

#### **NOTE**

<span id="page-17-2"></span>For dimensioning the power supply, consider the total power consumption. The total power consumption is the sum of device power consumption and the power consumption of the load.



**[www.ti.com](http://www.ti.com)** SCAS917E –JULY 2011 – REVISED JANUARY 2014





**Clock Frequency (VDD = VDDO = 3.465 V; Load Clock Frequency (VDD = VDDO = 2.625 V; Load**

<span id="page-18-0"></span>



**Figure 22. Dynamic Supply Current versus Clock Frequency (per Output)**



### **Thermal Management**

Power consumption of the CDCLVC1310 can be high enough to require attention to thermal management. For reliability and performance reasons, limit the die temperature to a maximum of 125°C. That is, as an estimate,  $T_A$ (ambient temperature) plus device power consumption times  $\theta_{JA}$  should not exceed 125°C.

The device package has an exposed pad that provides the primary heat removal path as well as an electrical grounding to the printed circuit board (PCB). To maximize the removal of heat from the package, incorporate a thermal landing pattern including multiple vias to a ground plane on the PCB within the footprint of the package. Solder the exposed pad down to ensure adequate heat conduction out of the package. [Figure 23](#page-19-0) shows a recommended land and via pattern.



<span id="page-19-0"></span>**Figure 23. Recommended PCB Layout for CDCLVC1310**



#### **Power-Supply Filtering**

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is very critical to applications.

Use of filter capacitors eliminates the low-frequency noise from power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power-supply system against induced fluctuations. The bypass capacitors also provide instantaneous current surges as required by the device, and should have low ESR. To use the bypass capacitors properly, place them very close to the power supply pins and lay out traces with short loops to minimize inductance. TI recommends to adding as many highfrequency (for example, 0.1-µF) bypass capacitors as there are supply pins in the package. There is a recommendation, but not a requirement, to insert a ferrite bead between the board power supply and the chip power supply to isolate the high-frequency switching noises generated by the clock driver, preventing them from leaking into the board supply. Choosing an appropriate ferrite bead with very low dc resistance is important, because it is imperative to provide adequate isolation between the board supply and the chip supply, and to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.



**Figure 24. Power-Supply Decoupling**

# **REVISION HISTORY**



### Changes from Revision C (October 2012) to Revision D **Page**

• Changed tDELAY in LVCMOS OUTPUT CHARACTERISTICS .. [8](#page-7-0)

### Changes from Revision B (February 2012) to Revision C **Page Page Page Page**



**STRUMENTS** 

EXAS



www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TEXAS** 

### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Apr-2023







# **GENERIC PACKAGE VIEW**

# **RHB 32 VQFN - 1 mm max height**

**5 x 5, 0.5 mm pitch** PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4224745/A



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) Package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.



# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters





# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. A.

- This drawing is subject to change without notice. **B.**
- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack C. Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated