Data Sheet, Dec. 2000

C505 C505C C505A **TIELT** C505CA 8-Bit Single-Chip Microcontroller

Microcontrollers

Never stop thinking.

Edition 2000-12

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2000. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

C505 C505C C505A C505CA 8-Bit Single-Chip Microcontroller

Microcontrollers

Never stop thinking.

Controller Area Network (CAN): License of Robert Bosch GmbH

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: **mcdocu.comments@infineon.com**

8-Bit Single-Chip Microcontroller C500 Family

C505/C505C/C505A/ C505CA

Advance Information

- **•** Fully compatible to standard 8051 microcontroller
- **•** Superset of the 8051 architecture with 8 datapointers
- **•** Up to 20 MHz operating frequency
	- 375 ns instruction cycle time @16 MHz
	- 300 ns instruction cycle time @20 MHz (50 % duty cycle)
- **•** On-chip program memory (with optional memory protection)
	- C505(C)(A)-2R : 16K byte on-chip ROM
	- C505A-4R/C505CA-4R: 32K byte on-chip ROM
	- C505A-4E/C505CA-4E: 32K byte on-chip OTP
	- alternatively up to 64k byte external program memory
- **•** 256 byte on-chip RAM
- **•** On-chip XRAM
	- C505/C505C : 256 byte
	- C505A/C505CA : 1K byte

(more features on next page)

Figure 1 C505 Functional Units

Features (continued) :

- **•** 32 + 2 digital I/O lines
	- Four 8-bit digital I/O ports
	- One 2-bit digital I/O port (port 4)
	- Port 1 with mixed analog/digital I/O capability
- **•** Three 16-bit timers/counters
	- Timer 0 / 1 (C501 compatible)
	- Timer 2 with 4 channels for 16-bit capture/compare operation
- **•** Full duplex serial interface with programmable baudrate generator (USART)
- **•** Full CAN Module, version 2.0 B compliant (C505C and C505CA only)
	- 256 register/data bytes located in external data memory area
	- 1 MBaud CAN baudrate when operating frequency is equal to or above 8 MHz
	- internal CAN clock prescaler when input frequency is over 10 MHz
- **•** On-chip A/D Converter
	- up to 8 analog inputs
	- C505/C505C : 8-bit resolution
	- C505A/C505CA: 10-bit resolution
- **•** Twelve interrupt sources with four priority levels
- On-chip emulation support logic (Enhanced Hooks Technology TM)
- **•** Programmable 15-bit watchdog timer
- **•** Oscillator watchdog
- **•** Fast power on reset
- **•** Power Saving Modes
	- Slow-down mode
	- Idle mode (can be combined with slow-down mode)
	- Software power-down mode with wake up capability through P3.2/INT0 or P4.1/RXDC pin
- **•** P-MQFP-44 package
- **•** Pin configuration is compatible to C501, C504, C511/C513-family
- **•** Temperature ranges:

Table 1 Differences in Functionality of the C505 MCUs

Note: The term C505 refers to all versions described within this document unless otherwise noted. However the term C505 may also be restricted by the context to refer to only CAN-less derivatives with 8-Bit ADC which are C505-2R and C505-L in this document.

Note: The term C505(C)(A)-2R, for simplicity, is used to stand for C505 16K byte ROM versions within this document which are C505-2R, C505C-2R, C505A-2R and C505CA-2R.

Ordering Information

The ordering code for Infineon Technologies' microcontrollers provides an exact reference to the required product. This ordering code identifies:

- **•** the derivative itself, i.e. its function set
- **•** the specificed temperature rage
- **•** the package and the type of delivery

For the available ordering codes for the C505 please refer to the "**Product information Microcontrollers**", which summarizes all available microcontroller variants.

Figure 2 Logic Symbol

Note: The ordering codes for the Mask-ROM versions are defined for each product after verification of the respective ROM code.

Figure 3 C505 Pin Configuration P-MQFP-44 Package (Top View)

Table 2 Pin Definitions and Functions

*) $I = Input$

O= Output

*) $I = Input$

 $O =$ Output

*) $I = Input$

O= Output

*) $I = Input$

O= Output

*) $I = Input$

 $O =$ Output

Figure 4 Block Diagram of the C505/C505C/C505A/C505CA

CPU

The C505 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15% threebyte instructions. With a 16 MHz crystal, 58% of the instructions are executed in 375 ns (20MHz: 300 ns).

Special Function Register PSW (Address D0_H) Reset Value : 00_H

Memory Organization

The C505 CPU manipulates operands in the following four address spaces:

- On-chip program memory :16K byte ROM (C505(C)(A)-2R) or 32K byte ROM (C505A-4R/C505CA-4R) or 32K byte OTP (C505A-4E/C505CA-4E)
- Totally up to 64K byte internal/external program memory
- up to 64 Kbyte of external data memory
- 256 bytes of internal data memory
- Internal XRAM data memory :256 byte (C505/C505C)
	- 1K byte (C505A/C505CA)
- a 128 byte special function register area

[Figure 5](#page-16-0) illustrates the memory address spaces of the C505 versions.

Figure 5 C505 Memory Map Memory Map

Reset and System Clock

The reset input is an active high input at pin RESET. Since the reset is synchronized internally, the RESET pin must be held high for at least two machine cycles (12 oscillator periods) while the oscillator is running. A pulldown resistor is internally connected to V_{SS} to allow a power-up reset with an external capacitor only. An automatic reset can be obtained when V_{DD} is applied by connecting the RESET pin to V_{DD} via a capacitor. **[Figure 6](#page-17-0)** shows the possible reset circuitries.

Figure 6 Reset Circuitries

Figure 7 Recommended Oscillator Circuitries

Multiple Datapointers

As a functional enhancement to the standard 8051 architecture, the C505 contains eight 16-bit datapointers instead of only one datapointer. The instruction set uses just one of these datapointers at a time. The selection of the actual datapointer is done in the special function regsiter DPSEL. **[Figure 8](#page-19-0)** illustrates the datapointer addressing mechanism.

Figure 8 External Data Memory Addressing using Multiple Datapointers

Enhanced Hooks Emulation Concept

The Enhanced Hooks Emulation Concept of the C500 microcontroller family is a new, innovative way to control the execution of C500 MCUs and to gain extensive information on the internal operation of the controllers. Emulation of on-chip ROM based programs is possible, too.

Each production chip has built-in logic for the supprt of the Enhanced Hooks Emulation Concept. Therefore, no costly bond-out chips are necessary for emulation. This also ensure that emulation and production chips are identical.

The Enhanced Hooks Technology^{TM 1)}, which requires embedded logic in the C500 allows the C500 together with an EH-IC to function similar to a bond-out chip. This simplifies the design and reduces costs of an ICE-system. ICE-systems using an EH-IC and a compatible C500 are able to emulate all operating modes of the different versions of the C500 microcontrollers. This includes emulation of ROM, ROM with code rollover and ROMless modes of operation. It is also able to operate in single step mode and to read the SFRs after a break.

Figure 9 Basic C500 MCU Enhanced Hooks Concept Configuration

Port 0, port 2 and some of the control lines of the C500 based MCU are used by Enhanced Hooks Emulation Concept to control the operation of the device during emulation and to transfer informations about the programm execution and data transfer between the external emulation hardware (ICE-system) and the C500 MCU.

¹⁾ "Enhanced Hooks Technology" is a trademark and patent of Metalink Corporation licensed to Infineon Technologies.

Special Function Registers

The registers, except the program counter and the four general purpose register banks, reside in the special function register area. The special function register area consists of two portions : the standard special function register area and the mapped special function register area. Five special function register of the C505 (PCON1,P1ANA, VR0, VR1, VR2) are located in the mapped special function register area. For accessing the mapped special function register area, bit RMAP in special function register SYSCON must be set. All other special function registers are located in the standard special function register area which is accessed when RMAP is cleared ("0").

The registers and data locations of the CAN controller (CAN-SFRs) are located in the external data memory area at addresses $F700_H$ to $F7FF_H$..

Special Function Register SYSCON (Address B1_H) Reset Value : XX100X01_B
C505CA only) **Reset Value : XX100001_R**

(C505CA only) Reset Value : XX100001B

The functions of the shaded bits are not described here. 1) This bit is only available in the C505CA.

As long as bit RMAP is set, mapped special function register area can be accessed. This bit is not cleared by hardware automatically. Thus, when non-mapped/mapped registers are to be accessed, the bit RMAP must be cleared/set respectively by software.

All SFRs with addresses where address bits 0-2 are 0 (e.g. 80_H , 88_H , 90_H , 98_H , ..., $F8_H$, FF_H) are bitaddressable.

The 52 special function registers (SFRs) in the standard and mapped SFR area include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. The SFRs of the C505 are listed in **[Table 3](#page-22-0)** and **[Table 4](#page-25-0)**. In **[Table 3](#page-22-0)** they are organized in groups which refer to the functional blocks of the C505. The CAN-SFRs (applicable for the C505C and C505CA only) are also included in **[Table 3](#page-22-0)**. **[Table 4](#page-25-0)** illustrates the contents of the SFRs in numeric order of their addresses. **[Table 5](#page-28-0)** list the CAN-SFRs in numeric order of their addresses.

Table 3 Special Function Registers - Functional Blocks

1) Bit-addressable special function registers

2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

3) "X" means that the value is undefined and the location is reserved

4) This SFR is a mapped SFR. For accessing this SFR, bit RMAP in SFR SYSCON must be set.

5) The content of this SFR varies with the actual step of the C505 (eg. 01_H for the first step)

6) C505 / C505A/C505C only

7) C505CA only

Table 3 Special Function Registers - Functional Blocks (cont'd)

1) Bit-addressable special function registers

2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

3) "X" means that the value is undefined and the location is reserved

4) SFR is located in the mapped SFR area. For accessing this SFR, bit RMAP in SFR SYSCON must be set.

Table 3 Special Function Registers - Functional Blocks (cont'd)

1) Bit-addressable special function registers

2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks. 3) "X" means that the value is undefined and the location is reserved. "U" means that the value is unchanged by

a reset operation. "U" values are undefined (as "X") after a power-on reset operation

4) SFR is located in the mapped SFR area. For accessing this SFR, bit RMAP in SFR SYSCON must be set.

5) The notation "n" (n= 1 to F) in the message object address definition defines the number of the related message object.

Table 4 Contents of the SFRs, SFRs in numeric order of their addresses

1) X means that the value is undefined and the location is reserved

2) Bit-addressable special function registers

3) SFR is located in the mapped SFR area. For accessing this SFR, bit RMAP in SFR SYSCON must be set.

Table 4 Contents of the SFRs, SFRs in numeric order of their addresses (cont'd)

1) X means that the value is undefined and the location is reserved

2) Bit-addressable special function registers

3) C505 /C505C/C505A only

4) C505CA only

Table 4 Contents of the SFRs, SFRs in numeric order of their addresses (cont'd)

1) X means that the value is undefined and the location is reserved

2) Bit-addressable special function registers

3) SFR is located in the mapped SFR area. For accessing this SFR, bit RMAP in SFR SYSCON must be set.

4) These are read-only registers

5) The content of this SFR varies with the actual of the step C505 (eg. 01_H or 11_H or 21_H for the first step)

6) C505 / C505C only

7) C505A / C505CA only

8) C505 / C505C AB step only

9) C505A-4E / C505CA-4E BA step only $(11_H$ for the AA step)

10) C505A-4R / C505CA-4R BB step only $(32_H$ for the BA step)

Table 5 Contents of the CAN Registers in numeric order of their addresses (C505C/C505CA only)

1) The notation "n" (n= 1 to F) in the address definition defines the number of the related message object.

2) "X" means that the value is undefined and the location is reserved. "U" means that the value is unchanged by a reset operation. "U" values are undefined (as "X") after a power-on reset operation

Table 5 Contents of the CAN Registers in numeric order of their addresses (cont'd) **(C505C/C505CA only)**

1) The notation "n" (n= 1 to F) in the address definition defines the number of the related message object.

2) "X" means that the value is undefined and the location is reserved. "U" means that the value is unchanged by a reset operation. "U" values are undefined (as "X") after a power-on reset operation

I/O Ports

The C505 has four 8-bit I/O ports and one 2-bit I/O port. Port 0 is an open-drain bidirectional I/O port, while ports 1 to 4 are quasi-bidirectional I/O ports with internal pullup resistors. That means, when configured as inputs, ports 1 to 4 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

The output drivers of port 0 and 2 and the input buffers of port 0 are also used for accessing external memory. In this application, port 0 outputs the low byte of the external memory address, time multiplexed with the byte being written or read. Port 2 outputs the high byte of the external memory address when the address is 16 bits wide. Otherwise, the port 2 pins continue emitting the P2 SFR contents. In this function, port 0 is not an open-drain port, but uses a strong internal pullup FET .

Port 4 is 2-bit I/O port with CAN controller specific alternate functions. The eight analog input lines are realized as mixed digital/analog inputs. The 8 analog inputs, AN0-AN7, are located at the port 1 pins P1.0 to P1.7. After reset, all analog inputs are disabled and the related pins of port 1 are configured as digital inputs. The analog function of a specific port 1 pin is enabled by bits in the SFR P1ANA. Writing a 0 to a bit position of P1ANA assigns the corresponding pin to operate as analog input.

Note : P1ANA is a mapped SFR and can be only accessed if bit RMAP in SFR SYSCON is set.

Timer / Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in **[Table 6](#page-31-0)** :

Table 6

Timer/Counter 0 and 1 Operating Modes

In the "timer" function (C/\overline{T} = '0') the register is incremented every machine cycle. Therefore the count rate is $f_{\rm osc}/6$.

In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{\rm OSC}/12$. External inputs $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. **[Figure 10](#page-31-1)** illustrates the input clock logic.

Figure 10 Timer/Counter 0 and 1 Input Clock Logic

Timer/Counter 2 with Compare/Capture/Reload

The timer 2 of the C505 provides additional compare/capture/reload features. which allow the selection of the following operating modes:

- Compare : up to 4 PWM signals with 16-bit/300 ns resolution (@ 20 MHz clock)
- Capture : up to 4 high speed capture inputs with 300 ns resolution
- Reload : modulation of timer 2 cycle time

The block diagram in **[Figure 11](#page-32-0)** shows the general configuration of timer 2 with the additional compare/capture/reload registers. The I/O pins which can used for timer 2 control are located as multifunctional port functions at port 1.

Figure 11 Timer 2 Block Diagram

Timer 2 Operating Modes

The timer 2, which is a 16-bit-wide register, can operate as timer, event counter, or gated timer. A roll-over of the count value in TL2/TH2 from all 1's to all 0's sets the timer overflow flag TF2 in SFR IRCON, which can generate an interrupt. The bits in register T2CON are used to control the timer 2 operation.

Timer Mode : In timer function, the count rate is derived from the oscillator frequency. A prescaler offers the possibility of selecting a count rate of 1/6 or 1/12 of the oscillator frequency.

Gated Timer Mode : In gated timer function, the external input pin T2 (P1.7) functions as a gate to the input of timer 2. If T2 is high, the internal clock input is gated to the timer. $T2 = 0$ stops the counting procedure. This facilitates pulse width measurements. The external gate signal is sampled once every machine cycle.

Event Counter Mode : In the event counter function. the timer 2 is incremented in response to a 1 to-0 transition at its corresponding external input pin T2 (P1.7). In this function, the external input is sampled every machine cycle. Since it takes two machine cycles (12 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/6 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it must be held for at least one full machine cycle.

Reload of Timer 2 : Two reload modes are selectable:

In mode 0, when timer 2 rolls over from all 1's to all 0's, it not only sets TF2 but also causes the timer 2 registers to be loaded with the 16-bit value in the CRC register, which is preset by software. In mode 1, a 16-bit reload from the CRC register is caused by a negative transition at the corresponding input pin P1.5/T2EX. This transition will also set flag EXF2 if bit EXEN2 in SFR IEN1 has been set.

Timer 2 Compare Modes

The compare function of a timer/register combination operates as follows : the 16-bit value stored in a compare or compare/capture register is compared with the contents of the timer register; if the count value in the timer register matches the stored value, an appropriate output signal is generated at a corresponding port pin and an interrupt can be generated.

Compare Mode 0

In compare mode 0, upon matching the timer and compare register contents, the output signal changes from low to high. lt goes back to a low level on timer overflow. As long as compare mode 0 is enabled, the appropriate output pin is controlled by the timer circuit only and writing to the port will have no effect. **[Figure 12](#page-34-0)** shows a functional diagram of a port circuit when used in compare mode 0. The port latch is directly controlled by the timer overflow and compare match signals. The input line from the internal bus and the write-to-latch line of the port latch are disconnected when compare mode 0 is enabled.

Figure 12 Port Latch in Compare Mode 0

Compare Mode 1

If compare mode 1 is enabled and the software writes to the appropriate output latch at the port, the new value will not appear at the output pin until the next compare match occurs. Thus, it can be choosen whether the output signal has to make a new transition (1-to-0 or 0-to-1, depending on the actual pin-level) or should keep its old value at the time when the timer value matches the stored compare value.

In compare mode 1 (see **[Figure 13](#page-35-0)**) the port circuit consists of two separate latches. One latch (which acts as a "shadow latch") can be written under software control, but its value will only be transferred to the port latch (and thus to the port pin) when a compare match occurs.

Figure 13 Compare Function in Compare Mode 1

Timer 2 Capture Modes

Each of the compare/capture registers CC1 to CC3 and the CRC register can be used to latch the current 16-bit value of the timer 2 registers TL2 and TH2. Two different modes are provided for this function.

In mode 0, the external event causing a capture is :

- for CC registers 1 to 3: a positive transition at pins CC1 to CC3 of port 1
- for the CRC register: a positive or negative transition at the corresponding pin, depending on the status of the bit I3FR in SFR T2CON.

In mode 1 a capture occurs in response to a write instruction to the low order byte of a capture register. The write-to-register signal (e.g. write-to-CRCL) is used to initiate a capture. The timer 2 contents will be latched into the appropriate capture register in the cycle following the write instruction. In this mode no interrupt request will be generated.

Serial Interface (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **[Table 7](#page-36-0)**.

Table 7 USART Operating Modes

For clarification some terms regarding the difference between "baud rate clock" and "baud rate" should be mentioned. In the asynchronous modes the serial interfaces require a clock rate which is 16 times the baud rate for internal synchronization. Therefore, the baud rate generators/timers have to provide a "baud rate clock" (output signal in **[Figure 14](#page-37-0)** to the serial interface which - there divided by 16 - results in the actual "baud rate". Further, the abbrevation $f_{\rm OSC}$ refers to the oscillator frequency (crystal or external clock operation).

The variable baud rates for modes 1 and 3 of the serial interface can be derived either from timer 1 or from a decdicated baud rate generator (see **[Figure 14](#page-37-0)**).

Figure 14 Block Diagram of Baud Rate Generation for the Serial Interface

[Table 8](#page-37-1) below lists the values/formulas for the baud rate calculation of the serial interface with its dependencies of the control bits BD and SMOD.

Table 8

Serial Interface - Baud Rate Dependencies

CAN Controller (C505C and C505CA only)

The on-chip CAN controller, compliant to version 2.0B, is the functional heart which provides all resources that are required to run the standard CAN protocol (11-bit identifiers) as well as the extended CAN protocol (29-bit identifiers). It provides a sophisticated object layer to relieve the CPU of as much overhead as possible when controlling many different message objects (up to 15). This includes bus arbitration, resending of garbled messages, error handling, interrupt generation, etc. In order to implement the physical layer, external components have to be connected to the C505C/C505CA.

The internal bus interface connects the on-chip CAN controller to the internal bus of the microcontroller. The registers and data locations of the CAN interface are mapped to a specific 256 byte wide address range of the external data memory area (F700 H to F7FF H) and can be accessed using MOVX instructions. **[Figure 15](#page-39-0)** shows a block diagram of the on-chip CAN controller.

The **TX/RX Shift Register** holds the destuffed bit stream from the bus line to allow the parallel access to the whole data or remote frame for the acceptance match test and the parallel transfer of the frame to and from the Intelligent Memory.

The **Bit Stream Processor (BSP)** is a sequencer controlling the sequential data stream between the TX/RX Shift Register, the CRC Register, and the bus line. The BSP also controls the EML and the parallel data stream between the TX/RX Shift Register and the Intelligent Memory such that the processes of reception, arbitration, transmission, and error signalling are performed according to the CAN protocol. Note that the automatic retransmission of messages which have been corrupted by noise or other external error conditions on the bus line is handled by the BSP.

The **Cyclic Redundancy Check Register (CRC)** generates the Cyclic Redundancy Check code to be transmitted after the data bytes and checks the CRC code of incoming messages. This is done by dividing the data stream by the code generator polynomial.

The **Error Management Logic (EML)** is responsible for the fault confinement of the CAN device. Its counters, the Receive Error Counter and the Transmit Error Counter, are incremented and decremented by commands from the Bit Stream Processor. According to the values of the error counters, the CAN controller is set into the states error active, error passive and busoff.

The **Bit Timing Logic (BTL)** monitors the busline input RXDC and handles the busline related bit timing according to the CAN protocol. The BTL synchronizes on a recessive to dominant busline transition at Start of Frame (hard synchronization) and on any further recessive to dominant busline transition, if the CAN controller itself does not transmit a dominant bit (resynchronization). The BTL also provides programmable time segments to compensate for the propagation delay time and for phase shifts and to define the position of the Sample Point in the bit time. The programming of the BTL depends on the baudrate and on external physical delay times.

The **Intelligent Memory** (CAM/RAM array) provides storage for up to 15 message objects of maximum 8 data bytes length. Each of these objects has a unique identifier and its own set of control and status bits. After the initial configuration, the Intelligent Memory can handle the reception and transmission of data without further microcontroller actions.

CAN Controller Software Initialization

The very first step of the initialization is the CAN controller input clock selection. A divide-by-2 prescaler is enabled by default after reset (**[Figure 16](#page-40-0)**). Setting bit CMOD (SYSCON.3) disables the prescaler. The purpose of the prescaler selection is:

- to ensure that the CAN controller is operable when f_{osc} is over 10 MHz (bit CMOD =0)
- to achieve the maximum CAN baudrate of 1 Mbaud when f_{osc} is 8 MHz (bit CMOD=1)

Figure 16 CAN controller Input Clock Selection

8-Bit A/D Converter (C505 and C505C only)

The C505/C505C includes a high performance / high speed 8-bit A/D converter (ADC) with 8 analog input channels. It operates with a successive approximation technique and provides the following features:

- 8 multiplexed input channels (port 1), which can also be used as digital outputs/inputs
- 8-bit resolution
- Internal start-of-conversion trigger
- Interrupt request generation after each conversion
- Single or continuous conversion mode

The 8-bit ADC uses two clock signals for operation : the conversion clock f_{ADC} (=1/ t_{ADC}) and the input clock f_{IN} (1/t_{IN}). f_{ADC} is derived from the C505 system clock f_{OSC} which is applied at the XTAL pins via the ADC clock prescaler as shown in [Figure 17](#page-41-0). The input clock is equal to f_{OSC}. The conversion clock f_{ADC} is limited to a maximum frequency of 1.25 MHz. Therefore, the ADC clock prescaler must be programmed to a value which assures that the conversion clock does not exceed 1.25 MHz. The prescaler ratio is selected by the bits ADCL1 and ADCL0 of SFR ADCON1.

Figure 17 8-Bit A/D Converter Clock Selection

Figure 18 Block Diagram of the 8-Bit A/D Converter

10-Bit A/D Converter (C505A and C505CA only)

The C505A/C505CA includes a high performance / high speed 10-bit A/D-Converter (ADC) with 8 analog input channels. It operates with a successive approximation technique and uses self calibration mechanisms for reduction and compensation of offset and linearity errors. The A/D converter provides the following features:

- 8 multiplexed input channels (port 1), which can also be used as digital inputs/outputs
- 10-bit resolution
- Single or continuous conversion mode
- Internal start-of-conversion trigger capability
- Interrupt request generation after each conversion
- Using successive approximation conversion technique via a capacitor array
- Built-in hidden calibration of offset and linearity errors

The 10-bit ADC uses two clock signals for operation : the conversion clock f_{ADC} (=1/ t_{ADC}) and the input clock f_{IN} (=1/t_{IN}). f_{ADC} is derived from the C505 system clock f_{OSC} which is applied at the XTAL pins. The input clock f_{IN} is equal to f_{OSC} The conversion f_{ADC} clock is limited to a maximum frequency of 2 MHz. Therefore, the ADC clock prescaler must be programmed to a value which assures that the conversion clock does not exceed 2 MHz. The prescaler ratio is selected by the bits ADCL1 and ADCL0 of SFR ADCON1.

Figure 19 10-Bit A/D Converter Clock Selection

Figure 20 Block Diagram of the 10-Bit A/D Converter

Interrupt System

The C505 provides 12 interrupt vectors with four priority levels. Five interrupt requests can be generated by the on-chip peripherals (timer 0, timer 1, timer 2, serial interface, A/D converter). One interrupt can be generated by the CAN controller (C505C and C505CA only) or by a software setting and in this case the interrupt vector is the same. Six interrupts may be triggered externally (P3.2/ INT0, P3.3/INT1, P1.0/AN0/INT3/CC0, P1.1/AN1/INT4/CC1, P1.2/AN2/INT5/CC2, P1.3/AN3/INT6/ CC3). Additionally, the P1.5/AN5/T2EX can trigger an interrupt. The wake-up from power-down mode interrupt has a special functionality which allows to exit from the software power-down mode by a short low pulse at either pin P3.2/INT0 or the pin P4.1/RXDC.

[Figure 21](#page-46-0) to **[Figure 23](#page-48-0)** give a general overview of the interrupt sources and illustrate the request and the control flags which are described in the next sections. **[Table 9](#page-45-0)** lists all interrupt sources with their request flags and interrupt vector addresses.

Table 9 Interrupt Source and Vectors

Figure 21

Interrupt Structure, Overview Part 1

Note: Each of the 15 CAN controller message objects (C505C and C505CA only), shown in the shaded area of **[Figure 21](#page-46-0)** provides the bits/flags.

Figure 22 Interrupt Structure, Overview Part 2

Figure 23 Interrupt Structure, Overview Part 3

Fail Save Mechanisms

The C505 offers enhanced fail safe mechanisms, which allow an automatic recovery from software upset or hardware failure :

- $-$ a programmable watchdog timer (WDT), with variable time-out period from 192 μ s up to approx. 393.2 ms at 16 MHz (314.5 ms at 20 MHz).
- an oscillator watchdog (OWD) which monitors the on-chip oscillator and forces the microcontroller into reset state in case the on-chip oscillator fails; it also provides the clock for a fast internal reset after power-on.

The watchdog timer in the C505 is a 15-bit timer, which is incremented by a count rate of $f_{\rm OSC}/12$ upto $f_{\rm osc}/192$. The system clock of the C505 is divided by two prescalers, a divide-by-two and a divide-by-16 prescaler. For programming of the watchdog timer overflow rate, the upper 7 bits of the watchdog timer can be written. **[Figure 24](#page-49-0)** shows the block diagram of the watchdog timer unit.

Figure 24

Block Diagram of the Programmable Watchdog Timer

The watchdog timer can be started by software (bit SWDT in SFR IEN1) but it cannot be stopped during active mode of the device. If the software fails to refresh the running watchdog timer an internal reset will be initiated on watchdog timer overflow. For refreshing of the watchdog timer the content of the SFR WDTREL is transfered to the upper 7-bit of the watchdog timer. The refresh sequence consists of two consequtive instructions which set the bits WDT and SWDT each. The reset cause (external reset or reset caused by the watchdog) can be examined by software (flag WDTS). It must be noted, however, that the watchdog timer is halted during the idle mode and power down mode of the processor.

Oscillator Watchdog

The oscillator watchdog unit serves for three functions:

– **Monitoring of the on-chip oscillator's function**

The watchdog supervises the on-chip oscillator's frequency; if it is lower than the frequency of the auxiliary RC oscillator in the watchdog unit, the internal clock is supplied by the RC oscillator and the device is brought into reset; if the failure condition disappears (i.e. the onchip oscillator has a higher frequency than the RC oscillator), the part, in order to allow the oscillator to stabilize, executes a final reset phase of typ. 1 ms; then the oscillator watchdog reset is released and the part starts program execution from address 0000_H again.

– **Fast internal reset after power-on** The oscillator watchdog unit provides a clock supply for the reset before the on-chip oscillator has started. The oscillator watchdog unit also works identically to the monitoring function.

– **Control of external wake-up from software power-down mode**

When the power-down mode is left by a low level at the P3.2/INT0 pin or the P4.1/RXDC pin, the oscillator watchdog unit assures that the microcontroller resumes operation (execution of the power-down wake-up interrupt) with the nominal clock rate. In the power-down mode the RC oscillator and the on-chip oscillator are stopped. Both oscillators are started again when power-down mode is released. When the on-chip oscillator has a higher frequency than the RC oscillator, the microcontroller starts program execution by processing a power down interrupt after a final delay of typ. 1 ms in order to allow the on-chip oscillator to stabilize.

Figure 25 Functional Block Diagram of the Oscillator Watchdog

Power Saving Modes

The C505 provides two basic power saving modes, the idle mode and the power down mode. Additionally, a slow down mode is available. This power saving mode reduces the internal clock rate in normal operating mode and it can be also used for further power reduction in idle mode.

– **Idle mode**

In the idle mode the main oscillator of the C505 continues to run, but the CPU is gated off from the clock signal. All peripheral units are further provided with the clock. The CPU status is preserved in its entirety. The idle mode can be terminated by any enabled interrupt of a peripheral unit or by a hardware reset.

– **Power down mode**

The operation of the C505 is completely stopped and the oscillator is turned off. This mode is used to save the contents of the internal RAM with a very low standby current. Power down mode is entered by software and can be left by reset or by a short low pulse at pin P3.2/ INT0.or P4.1/RXDC.

– **Slow down mode**

The controller keeps up the full operating functionality, but its normal clock frequency is internally divided by 32. This slows down all parts of the controller, the CPU and all peripherals, to 1/32-th of their normal operating frequency. Slowing down the frequency significantly reduces power consumption.

In the power down mode of operation, V_{DD} can be reduced to minimize power consumption. It must be ensured, however, that V_{DD} is not reduced before the power down mode is invoked, and that V_{DD} is restored to its normal operating level, before the power down mode is terminated. **[Table 10](#page-52-0)** gives a general overview of the entry and exit procedures of the power saving modes.

Table 10 Power Saving Modes Overview

OTP Memory Operation (C505A-4E and C505CA-4E only)

The C505A-4E/C505CA-4E contains a 32K byte one-time programmable (OTP) program memory. With the C505A-4E/C505CA-4E fast programming cycles are achieved (1 byte in 100 µsec). Also several levels of OTP memory protection can be selected.

For programming of the device, the C505A-4E/C505CA-4E must be put into the programming mode. This typically is done not in-system but in a special programming hardware. In the programming mode the C505A-4E/C505CA-4E operates as a slave device similar as an EPROM standalone memory device and must be controlled with address/data information, control lines, and an external 11.5V programming voltage. **[Figure 26](#page-53-0)** shows the pins of the C505A-4E/C505CA-4E which are required for controlling of the OTP programming mode.

Figure 26 Programming Mode Configuration

Pin Configuration in Programming Mode

Figure 27

The following **[Table 11](#page-55-0)** contains the functional description of all C505A-4E/C505CA-4E pins which are required for OTP memory programming.

Table 11

*) $I = Input$

O= Output

Table 11 Pin Definitions and Functions in Programming Mode (cont'd)

*) $I = Input$

 $O =$ Output

Basic Programming Mode Selection

The basic programming mode selection scheme is shown in **[Figure 28](#page-57-0)**.

Figure 28 Basic Programming Mode Selection

Table 12 Access Modes Selection

Lock Bits Programming / Read

The C505A-4E/C505CA-4E has two programmable lock bits which, when programmed according to **[Table 13](#page-58-0)**, provide four levels of protection for the on-chip OTP code memory. The state of the lock bits can also be read.

Table 13 Lock Bit Protection Types

Absolute Maximum Ratings

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During absolute maximum rating overload conditions $(V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$) the voltage on V_{DD} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

Operating Conditions

1) For the extended temperature range -40 $^{\circ}$ C to 110 $^{\circ}$ C (SAH) and -40 $^{\circ}$ C to 125 $^{\circ}$ C (SAK), the devices C505-2R, C505-L, C505C-2R and C505C-L have the max. operating frequency of 16MHz with 50% clock duty cycle.

Parameter Interpretation

The parameters listed in the following partly represent the characteristics of the C505 and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

CC (**C**ontroller **C**haracteristics):

The logic of the C505 will provide signals with the respective characteristics.

SR (**S**ystem **R**equirement):

The external system must provide signals with the respective characteristics to the C505.

DC Characteristics

(Operating Conditions apply)

Notes see **[Page 60](#page-63-0)**

Power Supply Currents

Notes see **[Page 60](#page-63-0)**

Note:

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9 V_{DD} specification when the address lines are stabilizing.
- 3) Overload conditions under operating conditions occur if the voltage on the respective pin exceeds the specified operating range (i.e. $V_{\text{OV}} > V_{\text{DD}} + 0.5 \text{ V}$ or $V_{\text{OV}} < V_{\text{SS}}$ - 0.5 V). The absolute sum of input currents on all port pins may not exceed 50 mA. The supply voltage V_{DD} and V_{SS} must remain within the specified limits.
- 4) Not 100% tested, guaranteed by design characterization.
- 5) Only valid for C505A-4E and C505CA-4E.
- 6) Only valid for C505A-4E and C505CA-4E in programming mode.
- 7) I_{DD} (active mode) is measured with: $XTAL1$ driven with t_R , $t_F = 5$ ns, 50% duty cycle, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{DD} - 0.5$ V; XTAL2 = N.C.; \overline{EA} = Port 0 = RESET = V_{DD} ; all other pins are disconnected.
- 8) I_{DD} (idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with t_R , $t_F = 5$ ns, 50% duty cycle, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{DD} - 0.5$ V; XTAL2 = N.C.; RESET = \overline{EA} = V_{SS} ; Port0 = V_{DD} ; all other pins are disconnected; the microcontroller is put into idle mode by software;
- 9) I_{DD} (active mode with slow-down mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with t_R , $t_F = 5$ ns, 50% duty cycle, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{DD} - 0.5$ V; XTAL2 = N.C.;

RESET = \overline{EA} = V_{SS} ; all other pins are disconnected; the microcontroller is put into slow-down mode by software;

10) I_{DD} (idle mode with slow-down mode) is measured with all output pins disconnected and with all peripherals disabled;

XTAL1 driven with t_R , $t_F = 5$ ns, 50% duty cycle, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{DD} - 0.5$ V; XTAL2 = N.C.; RESET = \overline{EA} = V_{SS} ; Port0 = V_{DD} ; all other pins are disconnected; the microcontroller is put into idle mode with slow-down enabled by software;

- 11) I_{PD} (power-down mode) is measured under following conditions: $\text{Port } 0 = \overline{\text{EA}} = V_{\text{DD}}$; RESET = V_{SS} ; XTAL2 = N.C.; XTAL1 = V_{SS} ; $V_{\text{AGND}} = V_{\text{SS}}$; $V_{\text{AREF}} = V_{\text{DD}}$; all other pins are disconnected.
- 12) The typical I_{DD} values are periodically measured at $T_A = +25$ °C but not 100% tested.
- 13) The maximum I_{DD} values are measured under worst case conditions (T_A = 0 °C or -40 °C and V_{DD} = 5.5 V)
- 14) The values are valid for C505CA-4R, C505CA-2R, C505CA-L, C505A-4R, C505A-2R and C505A-L only.

Figure 29 I_{DD} Diagram of C505 and C505C

C505/C505C : Power Supply Current Calculation Formulas

Note: *f*_{osc} is the oscillator frequency in MHz. *I*_{DD} values are given in mA.

Figure 30 I_{DD} Diagram of C505A-4E and C505CA-4E

Note: *f*_{osc} is the oscillator frequency in MHz. *I*_{DD} values are given in mA.

Figure 31

IDD Diagram of C505A-4R/C505A-2R/C505A-L/C505CA-4R/C505CA-2R/C505CA-L

C505A-4R/C505A-2R/C505A-L/C505CA-4R/C505CA-2R/C505CA-L : Power Supply Current Calculation Formulas

Note: *f*_{osc} is the oscillator frequency in MHz. *I*_{DD} values are given in mA.

A/D Converter Characteristics of C505 and C505C

(Operating Conditions apply)

Notes see next page.

Clock calculation table :

Further timing conditions : t_{ADC} min = 800 ns t_{IN} = 1 / f_{OSC} = t_{CLP}

Note:

- 1) V_{AIN} may exeed V_{AGND} or V_{AREF} up to the absolute maximum ratings. However, the conversion result in these cases will be 00_H or FF $_H$, respectively.
- 2) During the sample time the input capacitance C_{AlN} must be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach their final voltage level within t_S . After the end of the sample time t_S , changes of the analog input voltage have no effect on the conversion result.
- 3) This parameter includes the sample time t_S , the time for determining the digital result. Values for the conversion clock t_{ADC} depend on programming and can be taken from the table on the previous page.
- 4) T_{UE} (max.) is tested at $-40 \le T_A \le 125$ °C; $V_{DD} \le 5.5$ V; $V_{AREF} \le V_{DD} + 0.1$ V and $V_{SS} \le V_{AGND}$. It is guaranteed by design characterization for all other voltages within the defined voltage range. If an overload condition occurs on maximum 2 unused analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA, an additional conversion error of 1/2 LSB is permissible.
- 5) During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference source must allow the capacitance to reach their final voltage level within the indicated time. The maximum internal resistance results from the programmed conversion timing.
- 6) Not 100% tested, but guaranteed by design characterization.

A/D Converter Characteristics of C505A and C505CA

(Operating Conditions apply)

Notes see next page.

Clock calculation table :

Further timing conditions : t_{ADC} min = 500 ns t_{IN} = 1 / f_{OSC} = t_{CLP}

Note:

- 1) V_{AIN} may exeed V_{AGND} or V_{AREF} up to the absolute maximum ratings. However, the conversion result in these cases will be X000_H or X3FF_H, respectively.
- 2) During the sample time the input capacitance C_{AIN} must be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach their final voltage level within ts. After the end of the sample time t_S , changes of the analog input voltage have no effect on the conversion result.
- 3) This parameter includes the sample time t_S , the time for determining the digital result and the time for the calibration. Values for the conversion clock t_{ADC} depend on programming and can be taken from the table on the previous page.
- 4) T_{UE} is tested at V_{AREF} = 5.0 V, V_{AGND} = 0 V, V_{DD} = 4.9 V. It is guaranteed by design characterization for all other voltages within the defined voltage range. If an overload condition occurs on maximum 2 unused analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA, an additional conversion error of 1/2 LSB is permissible.
- 5) During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference source must allow the capacitance to reach their final voltage level within the indicated time. The maximum internal resistance results from the programmed conversion timing.
- 6) Not 100% tested, but guaranteed by design characterization.

AC Characteristics (16 MHz, 0.4 to 0.6 Duty Cycle)

(Operating Conditions apply)

 $(C_{L}$ for port 0, ALE and \overline{PSEN} outputs = 100 pF; C_{L} for all other outputs = 80 pF)

Program Memory Characteristics

*) Interfacing the C505 to devices with float times up to 20 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

AC Characteristics (16 MHz, 0.4 to 0.6 Duty Cycle, cont'd)

External Data Memory Characteristics

AC Characteristics (16 MHz, 0.4 to 0.6 Duty Cycle, cont'd)

External Clock Drive Characteristics

Note: The 16 MHz values in the tables are given as an example for a typical duty cycle variation of the oscillator clock from 0.4 to 0.6.

AC Characteristics (20 MHz, 0.5 Duty Cycle)

(Operating Conditions apply)

 $(C_{L}$ for port 0, ALE and \overline{PSEN} outputs = 100 pF; C_{L} for all other outputs = 80 pF)

Program Memory Characteristics

*) Interfacing the C505 to devices with float times up to 20 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

AC Characteristics (20 MHz, 0.5 Duty Cycle, cont'd)

External Data Memory Characteristics

External Clock Drive Characteristics

Figure 32 Program Memory Read Cycle

Figure 33 Data Memory Read Cycle

Figure 34 Data Memory Write Cycle

AC Characteristics of Programming Mode (C505A-4E and C505CA-4E only)

 $V_{DD} = 5 V \pm 10 \%$; $V_{PP} = 11.5 V \pm 5 \%$; $T_A = 25 °C \pm 10 °C$

Figure 36 Programming Code Byte - Write Cycle Timing

Figure 37 Verify Code Byte - Read Cycle Timing

Figure 38 Lock Bit Access Timing

Figure 39 Version Byte Read Timing

ROM/OTP Verification Characteristics for C505

ROM Verification Mode 1 (C505(C)(A)-2R and C505(C)A-4R only)

Figure 40 ROM Verification Mode 1

ROM/OTP Verification Characteristics for C505 (cont'd)

ROM/OTP Verification Mode 2

Figure 41 ROM/OTP Verification Mode 2

Figure 42 AC Testing: Input, Output Waveforms

Figure 43 AC Testing : Float Waveforms

Figure 44

Recommended Oscillator Circuits for Crystal Oscillator

P-MQFP-44 Package Outline

Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information" SMD = Surface Mounted Device Dimensions in mm

Infineon goes for Business Excellence

"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results.

Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher

http://www.infineon.com