

# **CMOS Switched-Capacitor Voltage Converters**

# **ADM660/ADM8660**

#### **FEATURES**

**ADM660: Inverts or Doubles Input Supply Voltage ADM8660: Inverts Input Supply Voltage 100 mA Output Current Shutdown Function (ADM8660) 2.2 F or 10 F Capacitors 0.3 V Drop at 30 mA Load +1.5 V to +7 V Supply Low Power CMOS: 600 A Quiescent Current Selectable Charge Pump Frequency (25 kHz/120 kHz) Pin Compatible Upgrade for MAX660, MAX665, ICL7660 Available in 16-Lead TSSOP Package**

**APPLICATIONS**

**Handheld Instruments Portable Computers Remote Data Acquisition Op Amp Power Supplies**

#### **GENERAL DESCRIPTION**

The ADM660/ADM8660 is a charge-pump voltage converter that can be used to either invert the input supply voltage giving  $V_{\text{OUT}} = -V_{\text{IN}}$  or double it (ADM660 only) giving  $V_{\text{OUT}} = 2 \times V_{\text{IN}}$ . Input voltages ranging from  $+1.5$  V to  $+7$  V can be inverted into a negative  $-1.5$  V to  $-7$  V output supply. This inverting scheme is ideal for generating a negative rail in single power supply systems. Only two small external capacitors are needed for the charge pump. Output currents up to 50 mA with greater than 90% efficiency are achievable, while 100 mA achieves greater than 80% efficiency.

A Frequency Control (FC) input pin is used to select either 25 kHz or 120 kHz charge-pump operation. This is used to optimize capacitor size and quiescent current. With 25 kHz selected, a 10 µF external capacitor is suitable, while with 120 kHz the capacitor may be reduced to 2.2 µF. The oscillator frequency on the ADM660 can also be controlled with an external capacitor connected to the OSC input or by driving this input with an external clock. In applications where a higher supply voltage is desired it is possible to use the ADM660 to double the input voltage. With input voltages from 2.5 V to 7 V, output voltages from 5 V to 14 V are achievable with up to 100 mA output current.

The ADM8660 features a low power shutdown (SD) pin instead of the external oscillator (OSC) pin. This can be used to disable the device and reduce the quiescent current to 300 nA.

#### REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

#### **TYPICAL CIRCUIT CONFIGURATIONS**



Voltage Inverter Configuration (ADM660)



Voltage Inverter Configuration with Shutdown (ADM8660)

The ADM660 is a pin compatible upgrade for the MAX660, MAX665, ICL7660, and LTC1046.

The ADM660/ADM8660 is available in 8-lead DIP and narrow-body SOIC. The ADM660 is also available in a 16-lead TSSOP package.





### **ADM660/ADM8660-SPECIFICATIONS** (V+ = +5 V, C1, C2 = 10µF,\* TA = TMIN to TMAX, unless **otherwise noted.)**



 $^*$ C1 and C2 are low ESR (<0.2  $\Omega$ ) electrolytic capacitors.

High ESR degrade performance.

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***





conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADM660/ADM8660 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### **PIN CONNECTIONS**

**8-Lead**



#### **PIN FUNCTION DESCRIPTIONS**

#### **Inverter Configuration**

#### **Doubler Configuration (ADM660 Only)**



V+ Positive Power Supply Input.

## **Typical Performance Characteristics–ADM660/ADM8660**



TPC 1. Power Supply Current vs. Voltage



TPC 2. Output Voltage and Efficiency vs. Load Current



TPC 3. Output Voltage Drop vs. Load Current



TPC 4. Efficiency vs. Charge-Pump Frequency



TPC 5. Power Supply Current vs. Charge-Pump Frequency



TPC 6. Power Efficiency vs. Load Current



TPC 7. Output Voltage vs. Charge-Pump Frequency



TPC 8. Output Source Resistance vs. Supply Voltage



TPC 9. Charge-Pump Frequency vs. Supply Voltage



TPC 10. Charge-Pump Frequency vs. Temperature



TPC 11. Charge-Pump Frequency vs. External **Capacitance** 



TPC 12. Charge-Pump Frequency vs. Supply Voltage



TPC 13. Charge-Pump Frequency vs. Temperature

#### **GENERAL INFORMATION**

The ADM660/ADM8660 is a switched capacitor voltage converter that can be used to invert the input supply voltage. The ADM660 can also be used in a voltage doubling mode. The voltage conversion task is achieved using a switched capacitor technique using two external charge storage capacitors. An onboard oscillator and switching network transfers charge between the charge storage capacitors. The basic principle behind the voltage conversion scheme is illustrated in Figures 1 and 2.



Figure 1. Voltage Inversion Principle





Figure 1 shows the voltage inverting configuration, while Figure 2 shows the configuration for voltage doubling. An oscillator generating antiphase signals φ1 and φ2 controls switches S1, S2, and S3, S4. During φ1, switches S1 and S2 are closed charging C1 up to the voltage at V+. During φ2, S1 and S2 open and S3 and S4 close. With the voltage inverter configuration during φ2, the positive terminal of C1 is connected to GND via S3 and the negative terminal of C1 connects to  $V_{\text{OUT}}$  via S4. The net result is voltage inversion at  $V_{OUT}$  wrt GND. Charge on C1 is transferred to C2 during φ2. Capacitor C2 maintains this voltage during φ1. The charge transfer efficiency depends on the onresistance of the switches, the frequency at which they are being switched, and also on the equivalent series resistance (ESR) of the external capacitors. The reason for this is explained in the following section. For maximum efficiency, capacitors with low ESR are, therefore, recommended.

The voltage doubling configuration reverses some of the connections, but the same principle applies.



TPC 14. Output Resistance vs. Temperature

#### **Switched Capacitor Theory of Operation**

As already described, the charge pump on the ADM660/ADM8660 uses a switched capacitor technique in order to invert or double the input supply voltage. Basic switched capacitor theory is discussed below.

A switched capacitor building block is illustrated in Figure 3. With the switch in position A, capacitor C1 will charge to voltage V1. The total charge stored on C1 is  $q1 = C1V1$ . The switch is then flipped to position B discharging C1 to voltage V2. The charge remaining on C1 is  $q2 = C1V2$ . The charge transferred to the output V2 is, therefore, the difference between q1 and q2, so  $\Delta q = q1-q2 = C1$  (V1–V2).



Figure 3. Switched Capacitor Building Block

As the switch is toggled between A and B at a frequency f, the charge transfer per unit time or current is:

 $I = f(\Delta q) = f(C1)(V1-V2)$ 

Therefore,

$$
I = (V1 - V2)/(1/fC1) = (V1 - V2)/(R_{EQ})
$$

where  $R_{EO} = 1/fC1$ 

The switched capacitor may, therefore, be replaced by an equivalent resistance whose value is dependent on both the capacitor size and the switching frequency. This explains why lower capacitor values may be used with higher switching frequencies. It should be remembered that as the switching frequency is increased the power consumption will increase due to some charge being lost at each switching cycle. As a result, at high frequencies, the power efficiency starts decreasing. Other losses include the resistance of the internal switches and the equivalent series resistance (ESR) of the charge storage capacitors.



Figure 4. Switched Capacitor Equivalent Circuit

#### **Inverting Negative Voltage Generator**

Figures 5 and 6 show the ADM660/ADM8660 configured to generate a negative output voltage. Input supply voltages from 1.5 V up to 7 V are allowable. For supply voltage less than 3 V, LV must be connected to GND. This bypasses the internal regulator circuitry and gives best performance in low voltage applications. With supply voltages greater than 3 V, LV may be either connected to GND or left open. Leaving it open facilitates direct substitution for the ICL7660.



Figure 5. ADM660 Voltage Inverter Configuration



Figure 6. ADM8660 Voltage Inverter Configuration

#### **OSCILLATOR FREQUENCY**

The internal charge-pump frequency may be selected to be either 25 kHz or 120 kHz using the Frequency Control (FC) input. With FC unconnected (ADM660) or connected to GND (ADM8660), the internal charge pump runs at 25 kHz while, if FC is connected to V+, the frequency is increased by a factor of five. Increasing the frequency allows smaller capacitors to be used for equivalent performance or, if the capacitor size is unchanged, it results in lower output impedance and ripple.

If a charge-pump frequency other than the two fixed values is desired, this is made possible by the OSC input, which can either have a capacitor connected to it or be overdriven by an external clock. Refer to the Typical Performance Characteristics, which shows the variation in charge-pump frequency versus capacitor size. The charge-pump frequency is one-half the oscillator frequency applied to the OSC pin.

If an external clock is used to overdrive the oscillator, its levels should swing to within 100 mV of V+ and GND. A CMOS driver is, therefore, suitable. When OSC is overdriven, FC has no effect but LV must be grounded.

Note that overdriving is permitted only in the voltage inverter configuration.





**Table II. ADM8660 Charge-Pump Frequency Selection**

<b>FC</b>	<b>OSC</b>	<b>Charge Pump</b>	C1, C2
<b>GND</b>	Open Open	$25$ kHz	$10 \mu$ F 2.2 μF
V+ $GND$ or $V+$	Ext Cap	$120$ kHz See Typical Characteristics	
<b>GND</b>	Ext CLK	Ext CLK Frequency/2	



Figure 7. ADM660/ADM8660 External Oscillator

### **Voltage Doubling Configuration**

Figure 8 shows the ADM660 configured to generate increased output voltages. As in the inverting mode, only two external capacitors are required. The doubling function is achieved by reversing some connections to the device. The input voltage is applied to the GND pin and V+ is used as the output. Input voltages from 2.5 V to 7 V are allowable. In this configuration, pins LV, OUT must be connected to GND.

The unloaded output voltage in this configuration is  $2 (V_{IN})$ . Output resistance and ripple are similar to the voltage inverting configuration.

#### **Note that the ADM8660 cannot be used in the voltage doubling configuration.**



Figure 8. Voltage Doubler Configuration

### **Shutdown Input**

The ADM8660 contains a shutdown input that can be used to disable the device and thus reduce the power consumption. A logic high level on the SD input shuts the device down reducing the quiescent current to 0.3 µA. During shutdown, the output voltage goes to 0 V. Therefore, ground referenced loads are not powered during this state. When exiting shutdown, it takes several cycles (approximately 500 µs) for the charge pump to reach its final value. If the shutdown function is not being used, then SD should be hardwired to GND.

### **Capacitor Selection**

The optimum capacitor value selection depends the charge-pump frequency. With 25 kHz selected, 10 µF capacitors are recommended, while with 120 kHz selected, 2.2  $\mu$ F capacitors may be used. Other frequencies allow other capacitor values to be used. For maximum efficiency in all cases, it is recommended that capacitors with low ESR are used for the charge-pump. Low ESR capacitors give both the lowest output resistance and lowest ripple voltage. High output resistance degrades the overall power efficiency and causes voltage drops, especially at high output

current levels. The ADM660/ADM8660 is tested using low ESR, 10 µF, capacitors for both C1 and C2. Smaller values of C1 increase the output resistance, while increasing C1 will reduce the output resistance. The output resistance is also dependent on the internal switches on resistance as well as the capacitors ESR, so the effect of increasing C1 becomes negligible past a certain point.

Figure 9 shows how the output resistance varies with oscillator frequency for three different capacitor values. At low oscillator frequencies, the output impedance is dominated by the  $1/f_C$ term. This explains why the output impedance is higher for smaller capacitance values. At high oscillator frequencies, the  $1/f_C$  term becomes insignificant and the output impedance is dominated by the internal switches on resistance. From an output impedance viewpoint, therefore, there is no benefit to be gained from using excessively large capacitors.



Figure 9. Output Impedance vs. Oscillator Frequency

#### **Capacitor C2**

The output capacitor size C2 affects the output ripple. Increasing the capacitor size reduces the peak-to-peak ripple. The ESR affects both the output impedance and the output ripple. Reducing the ESR reduces the output impedance and ripple. For convenience it is recommended that both C1 and C2 be the same value.





**Power Efficiency and Oscillator Frequency Trade-Off**

While higher switching frequencies allow smaller capacitors to be used for equivalent performance, or improved performance with the same capacitors, there is a trade-off to consider. As the oscillator frequency is increased, the quiescent current increases. This happens as a result of a finite charge being lost at each switching cycle. The charge loss per unit cycle at very high frequencies can be significant, thereby reducing the power efficiency. Since the power efficiency is also degraded at low oscillator frequencies due to an increase in output impedance, this means that there is an optimum frequency band for maximum power transfer. Refer to the Typical Performance Characteristics section.

#### **Bypass Capacitor**

The ac impedance of the ADM660/ADM8660 may be reduced by using a bypass capacitor on the input supply. This capacitor should be connected between the input supply and GND. It will provide instantaneous current surges as required. Suitable capacitors of 0.1 µF or greater may be used.

### OUTLINE DIMENSIONS



**070606-A**



Figure 12. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

#### **ORDERING GUIDE**



1 Z = RoHS Compliant Part

#### **REVISION HISTORY**



