











SN74LVC1G38

SCES538G - JANUARY 2004-REVISED FEBRUARY 2020

SN74LVC1G38 Single 2-Input NAND Gate With Open-Drain Output

Features

- Latch-up performance exceeds 100 mA Per JESD 78, Class II
- ESD protection exceeds JESD 22
 - 2000-V Human-body model (A114-A)
 - 200-V Machine model (A115-A)
 - 1000-V Charged-device model (C101)
- Available in the Texas Instruments NanoStar[™] and NanoFree[™] Packages
- Supports 5-V V_{CC} operation
- Inputs accept voltages to 5.5 V
- Supports down translation to V_{CC}
- Maximum t_{pd} of 4.5 ns at 3.3 V
- Low power consumption, 10-μA maximum I_{CC}
- ±24-mA Output drive at 3.3 V
- I_{off} Supports partial-power-down mode and backdrive protection

Applications

- AV receivers
- Blu-ray players and home theaters
- DVD recorders and players
- Desktop or notebook PCs
- Digital radio or internet radio players
- Digital video cameras (DVC)
- **Embedded PCs**
- GPS: personal navigation devices
- Mobile internet devices
- Network projector front-ends
- Portable media players
- Pro audio mixers
- Smoke detectors
- Solid dtate drive (SSD): enterprise
- High-definition (HDTV)
- Tablets: enterprise
- Audio docks: portable
- DLP front projection systems
- DVR and DVS
- Digital picture frame (DPF)
- Digital still cameras

3 Description

The SN74LVC1G38 device is designed for 1.65-V to 5.5-V V_{CC} operation.

This device is a single two-input NAND buffer gate with open-drain output. It performs the Boolean function $Y = \overline{A \times B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.


NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Device Information⁽¹⁾

DEVICE NAME	PACKAGE	BODY SIZE (NOM)
SN74LVC1G38DBV	SOT-23 (5)	2.90 mm × 1.60 mm
SN74LVC1G38DCK	SC70 (5)	2.00 mm × 1.25 mm
SN74LVC1G38DRY	SON (6)	1.45 mm × 1.00 mm
SN74LVC1G38DSF	SON (6)	1.00 mm × 1.00 mm
SN74LVC1G38YZP	DSBGA (5)	0.89 mm × 1.39 mm
SN74LVC1G38DPW	X2SON (5)	0.80 mm × 0.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



Page

Page



Table of Contents

1	Features 1		8.1 Overview	10
2	Applications 1		8.2 Functional Block Diagram	10
3	Description 1		8.3 Feature Description	10
4	Revision History		8.4 Device Functional Modes	11
5	Pin Configuration and Functions	9	Application and Implementation	12
6	Specifications		9.1 Application Information	12
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	12
	6.2 ESD Ratings	10	Power Supply Recommendations	13
	6.3 Recommended Operating Conditions	11	Layout	13
	6.4 Thermal Information		11.1 Layout Guidelines	13
	6.5 Electrical Characteristics		11.2 Layout Example	13
	6.6 Switching Characteristics, C _L = 15 pF	12	Device and Documentation Support	14
	6.7 Switching Characteristics, $C_L = 30 \text{ pF}$ or 50 pF,		12.1 Documentation Support	14
	–40°C to +85°C		12.2 Receiving Notification of Documentation Updates	14
	6.8 Switching Characteristics, $C_L = 30 \text{ pF}$ or 50 pF,		12.3 Support Resources	14
	-40°C to +125°C		12.4 Trademarks	14
	6.9 Operating Characteristics		12.5 Electrostatic Discharge Caution	14
	6.10 Typical Characteristics		12.6 Glossary	14
7 8	Parameter Measurement Information	13	Mechanical, Packaging, and Orderable Information	14
	<u> </u>			_

4 Revision History

Changes from Revision F (October) to Revision G

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

· _	Changes from Revision E (August 2017) to Revision F Added values for DPW (X2SON) package in <i>Thermal Information</i> table. Changes from Revision D (December 2013) to Revision E					
CI	nges from Revision E (August 2017) to Revision F Added values for DPW (X2SON) package in <i>Thermal Information</i> table. nges from Revision D (December 2013) to Revision E Page					
<u>.</u>	nanges from Revision E (August 2017) to Revision F Added values for DPW (X2SON) package in <i>Thermal Information</i> table. nanges from Revision D (December 2013) to Revision E Added DPW (X2SON) package					
	Added values for DPW (X2SON) package in <i>Thermal Information</i> table					
CI	Added values for DPW (X2SON) package in <i>Thermal Information</i> table. Anges from Revision D (December 2013) to Revision E Added DPW (X2SON) package					
CI	Added values for DPW (X2SON) package in <i>Thermal Information</i> table. Page Added DPW (X2SON) package Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Typical Characteristics, Detailed Description section, Application and Implementation section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.					
	Added DPW (X2SON) package	1 nal fon				
•	Changes from Revision E (August 2017) to Revision F Added values for DPW (X2SON) package in Thermal Information table. Changes from Revision D (December 2013) to Revision E Added DPW (X2SON) package					


Changes from Revision C (March 2011) to Revision D Updated operating temperature range. 5

Submit Documentation Feedback


Copyright © 2004-2020, Texas Instruments Incorporated



5 Pin Configuration and Functions









NC - No internal connection.

YZP Package 5-Pin DSBGA Bottom View






3


GND [





See mechanical drawings for dimensions

DPW Package 5-Pin X2SON Top View



Pin Functions

	P	IN				
NAME	DBV, DCK, DPW	DRY, DSF	YZP	I/O	DESCRIPTION	
Α	1	1, 5	A1	I	Logic Input A	
В	2	2	B1	I	Logic Input B	
GND	3	3	C1	_	Ground	
NC		5	_	_	No Internal Connection	
Υ	4	4	C2	0	Output Y	
V _{CC}	5	6	A2	_	Positive Supply	

Copyright © 2004–2020, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage	ut voltage (2) tage range applied to any output in the high-impedance or power-off state (2)		6.5	٧
V_{I}	nput voltage ⁽²⁾		-0.5	6.5	٧
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)		-0.5	6.5	٧
I _{IK}	Input clamp current				mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
TJ	Maximum junction temperature	0 00			ô
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	1000	V
		Machine Model (MM), A115-A	200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

Copyright © 2004–2020, Texas Instruments Incorporated

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
\/	Cupaluacitana	Operating	1.65	5.5	V	
V_{CC}	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V	High level input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
V_{IH}	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		V	
	Low-level input voltage Low-level input voltage Input voltage Output voltage	V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
V	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
V_{IL}		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		8.0	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$0.3 \times V_{CC}$		
V_{I}	Input voltage	•	0	5.5	V	
V_{O}	Output voltage		0	5.5	V	
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		8		
I_{OL}	Low-level output current	V 2.V		16	mA	
		V _{CC} = 3 V		24		
		V _{CC} = 4.5 V		32		
		V _{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20		
$\Delta t/\Delta v$	Input transition rise and fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V	
		V _{CC} = 5 V ± 0.5 V		5		
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾				SN74	LVC1G38			
		DBV (SOT-23)	DCK (SC70)	DRY (SON)	DSF (SON)	YZP (DSBGA)	DPW (X2SON)	UNIT
		5 PINS	5 PINS	6 PINS	6 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	247.2	276.1	366.9	406.2	146.2	511.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	154.5	178.9	253.8	201.0	1.4	241.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	86.8	70.9	227.5	256.9	39.3	374.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	58.0	47.0	75.8	35.2	0.7	45.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	86.4	69.3	227.7	256.6	39.8	373.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	168.0	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
	1 100	$T_A = -40$ °C to +85°C	1.65 V to			0.1	
$V_{OL} = V_{OL} = V$	I _{OL} = 100 μA	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	5.5 V			0.1	
	0.45						
	I _{OL} = 4 IIIA	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1.00 V			0.45	
	I 0 mA	$T_A = -40$ °C to +85°C	221/			0	
V	IOL = 0 IIIA	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	2.3 V			0.3	V
VOL	I = 16 mΛ	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V				
$V_{OL} = 100 \ \mu A \qquad \qquad \begin{array}{c} I_{OL} = 100 \ \mu A \\ \hline I_{OL} = 4 \ mA \\ \hline I_{OL} = 4 \ mA \\ \hline I_{OL} = 8 \ mA \\ \hline I_{OL} = 8 \ mA \\ \hline I_{OL} = 16 \ mA \\ \hline I_{OL} = 24 \ mA \\ \hline I_{OL} = 16 \ mA \\ \hline I_{OL} = 24 \ mA \\ \hline I_{OL} = 32 \ mA \\ \hline I_$	3 \/			0.4			
			0.55				
	10L = 24 IIIA	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.55			
	I _o . – 32 mΔ	$T_A = -40$ °C to $+85$ °C	4 5 V			0.55	
	10L = 02 111/1	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	4.5 V			0.55	
I. A or R inputs	V. – 5.5 V or GND	$T_A = -40$ °C to $+85$ °C				+1	пΔ
II NOI D III PULS	V = 0.5 V 01 GIVE	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	5.5 V				μπ
1	V. or V. – 5.5 V	$T_A = -40$ °C to +85°C	0			+10	пΔ
*off	V 01 V() = 0.0 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	Ů			-10	μπ
las	V. – 5.5 V or GND I. – 0	$T_A = -40$ °C to +85°C				10	пΔ
icc	V = 0.5 V OI GIVE, IO = 0	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	5.5 V			10	μπ
Alaa		$T_A = -40$ °C to +85°C	3 V to 5 5 V			500	пΔ
2100	Other inputs at V _{CC} or GND	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0 V 10 3.5 V			300	μΛ
C _i	$V_I = V_{CC}$ or GND		3.3 V		0.3 0.4 0.55 0.55 ±1 ±10 10 500 3.5		pF
Co	$V_O = V_{CC}$ or GND		3.3 V		4.5		pF

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

6.6 Switching Characteristics, $C_L = 15 pF$

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COI	NDITIONS	MIN	MAX	UNIT
				$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.9	7.4	
	A or B	V	T 40°C to 105°C	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.7	3.8	
^L pd	AOIB	Ť	$T_A = -40$ °C to +85°C	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5	4.9	ns
				$V_{CC} = 5 V \pm 0.5 V$	0.9	2.4	

6.7 Switching Characteristics, $C_L = 30 \text{ pF}$ or 50 pF, -40°C to $+85^{\circ}\text{C}$

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			MAX	UNIT		
				$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.8	10			
	A or B	Y	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.6	6			
^L pd	AOIB		ľ	'	1	1 A = -40 C to +63 C	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.4	4.5
				$V_{CC} = 5 V \pm 0.5 V$	1	3.9			



6.8 Switching Characteristics, $C_L = 30 \text{ pF}$ or 50 pF, -40°C to $+125^{\circ}\text{C}$

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	MAX	UNIT		
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.8	11				
	A or B	V	T ₄ = −40°C to +125°C	$V_{CC} = 2.5 V \pm 0.2 V$	1.6	6.5	20		
^L pd	AUID	ı	'	7.0.0	1 _A = -40 G to +125 G	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.4	5	ns
				$V_{CC} = 5 V \pm 0.5 V$	1	4.4			

6.9 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CON	TYP	UNIT	
			V _{CC} = 1.8 V	3	
	Davis dissination associtants	f = 10 MHz	V _{CC} = 2.5 V	3	
C _{pd}	Power dissipation capacitance		V _{CC} = 3.3 V	4	pF
			V _{CC} = 5 V	6	

6.10 Typical Characteristics




Copyright © 2004-2020, Texas Instruments Incorporated



7 Parameter Measurement Information


(Open Drain)



TEST	S 1
t _{PZL} (see Notes E and F)	$V_{\scriptscriptstyle LOAD}$
t _{PLZ} (see Notes E and G)	$V_{\scriptscriptstyle LOAD}$
$\mathbf{t}_{\scriptscriptstyle{PHZ}}/\mathbf{t}_{\scriptscriptstyle{PZH}}$	$V_{\scriptscriptstyle LOAD}$

LOAD CIRCUIT

,	INI	PUTS	.,	v			
V _{cc}	V _{cc} V _i		V _M	V _{LOAD}	C _∟	R _L	V _Δ
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 Μ Ω	0.15 V
2.5 V \pm 0.2 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 Μ Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	1 Μ Ω	0.3 V
5 V \pm 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 Μ Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators have the following characteristics: PRR \leq 10 MHz, Z_{o} = 50 $\Omega.$
- D. The outputs are measured one at a time, with one transition per measurement.
- E. Because this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{PD} .
- F. t_{PZL} is measured at V_{M} .
- G. t_{PLZ} is measured at $V_{OL} + V_{\Delta}$.
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



Parameter Measurement Information (continued)


(Open Drain)



TEST	S1
t _{PZL} (see Notes E and F)	V _{LOAD}
t _{PLZ} (see Notes E and G)	$V_{\scriptscriptstyle LOAD}$
$\mathbf{t}_{\scriptscriptstyle{PHZ}}/\mathbf{t}_{\scriptscriptstyle{PZH}}$	V _{LOAD}

LOAD CIRCUIT

v	IN	PUTS		v		_	v
V _{cc} V		t _r /t _f	V _M	V _{LOAD}	C _∟	R _L	V _Δ
1.8 V \pm 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V \pm 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators have the following characteristics: PRR \leq 10 MHz, Z_{\circ} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. Because this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{PD} .
- F. t_{PZL} is measured at V_{M} .
- G. t_{PLZ} is measured at V_{OL} + $V_{\scriptscriptstyle \Delta}$.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SN74LVC1G38 device is a single two-input NAND gate with open-drain outputs designed for 1.65-V to 5.5-V Vcc operation. It performs the Boolean function $Y = \overline{A} \times \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 High-Drive Open-Drain Output

The open-drain output allows the device to sink current when the output is LOW and maintains a high impedance state when the output is HIGH. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Ratings* must be followed at all times.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law $(R = V \div I)$.

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in *Recommended Operating Conditions* to avoid excessive currents and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.



Feature Description (continued)

8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 5. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.4 Partial Power Down (Ioff)

The inputs and outputs for this device enter a high impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the .

8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Absolute Maximum Ratings*.

8.3.6 Up Translation and Down Translation Capable Outputs

Outputs of this device can be driven above the supply voltage so long as they remain below the maximum output voltage value specified in the *Absolute Maximum Ratings*. When the device is not actively driving LOW, the output is in the high impedance state. If a pull-up resistor is connected from the output to a power supply (of any valid value), the output will be driven by this supply, and therefore can have a voltage that is either higher or lower than the V_{CC} supply of the device. An application of this device performing up-translation is depicted in *Application and Implementation*, where additional design details are provided.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC1G38 device.

Table 1. Function Table

INP	UTS	OUTPUT
Α	В	Υ
L	L	Hi-Z
L	Н	Hi-Z
Н	L	Hi-Z
Н	Н	L



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Open-drain devices are intrinsically capable of voltage translation. In this application, a 1.8-V logic signal is inverted and up-translated to 5 V at the output when the EN signal input is driven high by a 3.3-V signal. The output is held at 5 V in this scenario when the output of the device is in the high impedance state.

9.2 Typical Application




Figure 6. Gated Voltage Translating Inverter Schematic Using SN74LVC1G38

9.2.1 Design Requirements

The supply voltage at V₁ must be set to provide input thresholds for the signals A and EN. This device uses CMOS technology and has an open-drain output. Outputs of open-drain devices can be tied directly together to produce a wired-OR configuration. This device has high current drive that will create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs. See $(\Delta t/\Delta V)$ in the *Recommended Operating Conditions* table.
 - Specified high and low levels. See (VIH and VIL) in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as (VI max) in the Recommended Operating Conditions table at any valid VCC.

2. Recommended Output Conditions

- Load currents should not exceed (IO max). These limits are located in the Absolute Maximum Ratings
 table.
- Outputs can be pulled above VCC for up-translation applications as long as the maximum output voltage in the Absolute Maximum Ratings table is observed.

9.2.3 Application Curve




Figure 7. Application Timing Diagram



10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

The V_{CC} pin should have a good bypass capacitor to prevent power disturbance. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient.

Even low data rate digital signals can have high frequency signal components due to fast edge rates. When a printed-circuit board (PCB) trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

11.2 Layout Example



Figure 8. Proper multi-gate input termination diagram




Figure 9. Trace Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Designing and Manufacturing with TI's X2SON Packages Application Note
- Texas Instruments, How to Select Little Logic Application Note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs Application Note.
- · Texas Instruments, Understanding and Interpreting Standard-Logic Data Sheets Application Note
- Texas Instruments, Introduction to Logic Application Note
- · Texas Instruments, Signal Switch Data Book User's Guide
- Texas Instruments, LVC and LV Low-Voltage CMOS Logic Data Book User's Guide
- Texas Instruments, Low-Voltage Logic (LVC) Designer's Guide User's Guide

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

NanoStar, NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

31-May-2023 www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC1G38DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C385, C38F, C38J, C38R) (C38H, C38P, C38S)	Samples
SN74LVC1G38DBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C385 C38S	Samples
SN74LVC1G38DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C385 C38S	Samples
SN74LVC1G38DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C385, C38J, C38R) (C38H, C38S)	Samples
SN74LVC1G38DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C385 C38S	Samples
SN74LVC1G38DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(D75, D7F, D7J, D7 R) (D7H, D7P, D7S)	Samples
SN74LVC1G38DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D75 D7S	Samples
SN74LVC1G38DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(D75, D7J, D7R) (D7H, D7S)	Samples
SN74LVC1G38DPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ВР	Samples
SN74LVC1G38DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	D7	Samples
SN74LVC1G38DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	D7	Samples
SN74LVC1G38YZPR	NRND	DSBGA	YZP	5	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	D7N	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

www.ti.com 31-May-2023

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 12-Oct-2023


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G38DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G38DBVRG4	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G38DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G38DBVTG4	SOT-23	DBV	5	250	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G38DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G38DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G38DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74LVC1G38DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G38DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G38DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74LVC1G38DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74LVC1G38DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G38YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 12-Oct-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G38DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74LVC1G38DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G38DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
SN74LVC1G38DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G38DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G38DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G38DCKT	SC70	DCK	5	250	202.0	201.0	28.0
SN74LVC1G38DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G38DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G38DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74LVC1G38DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G38DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74LVC1G38YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-3/D








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.






NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.
 Support pin may differ or may not be present.






NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207181/G








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.






NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated