# **Quad 2-Input NAND Gate**

The MC74VHCT00A is an advanced high speed CMOS 2-input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The device input is compatible with TTL-type input thresholds and the output has a full 5 V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic-level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply.

The MC74VHCT00A input structure provides protection when voltages up to 7 V are applied, regardless of the supply voltage. This allows the MC74VHCT00A to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when  $V_{CC}$  = 0 V. These input and output structures help prevent device destruction caused by supply voltage - input/output voltage mismatch, battery backup, hot insertion, etc.

- High Speed:  $t_{PD} = 5.0 \text{ ns}$  (Typ) at  $V_{CC} = 5 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 2 \mu A$  (Max) at  $T_A = 25^{\circ}C$
- TTL-Compatible Inputs:  $V_{IL} = 0.8 \text{ V}$ ;  $V_{IH} = 2.0 \text{ V}$
- · Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Designed for 3.0 V to 5.5 V Operating Range
- Low Noise: V<sub>OLP</sub> = 0.8 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Chip Complexity: 48 FETs or 12 Equivalent Gates
- These devices are available in Pb-free package(s). Specifications herein apply to both standard and Pb-free devices. Please see our website at www.onsemi.com for specific Pb-free orderable part numbers, or contact your local ON Semiconductor sales office or representative.




# ON Semiconductor™

http://onsemi.com

## **MARKING DIAGRAMS**



**D SUFFIX CASE 751A** 






TSSOP-14 **DT SUFFIX** CASE 948G





**SOIC EIAJ-14 M SUFFIX CASE 965** 

1



= Assembly Location Α

L, WL = Wafer Lot Y, YY = Year W. WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MC74VHCT00AD	SOIC-14	48 Units/Rail
MC74VHCT00ADR2	SOIC-14	2500 Units/Reel
MC74VHCT00ADT	TSSOP-14	96 Units/Rail
MC74VHCT00ADTEL	TSSOP-14	2000 Units/Reel
MC74VHCT00ADTR2	TSSOP-14	2000 Units/Reel
MC74VHCT00AM	SOIC EIAJ-14	48 Units/Rail
MC74VHCT00AMEL	SOIC EIAJ-14	2000 Units/Reel




Figure 1. Pin Assignment (Top View)

	PIN ASSIGNMENT				
1	IN A1				
2	IN B1				
3	OUT Y1				
4	IN A2				
5	IN B2				
6	OUT ₹2				
7	GND				
8	OUT \frac{\frac{1}{3}}{3}				
9	IN A3				
10	IN B3				
11	OUT <del></del>				
12	IN A4				
13	IN B4				
14	V <sub>CC</sub>				




Figure 2. Logic Diagram

# **FUNCTION TABLE**

Inp	uts	Output	
А В		7	
L	L	Н	
L	Н	Н	
Н	L	Н	
Н	Н	L	




Figure 3. IEC LOGIC DIAGRAM

# MAXIMUM RATINGS (Note 1)

Symbol	Ch	aracteristics	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage		-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage	$V_{CC} = 0$ High or Low State	-0.5 to 7.0 -0.5 to V <sub>CC</sub> + 0.5	٧
I <sub>IK</sub>	Input Diode Current		-20	mA
lok	Output Diode Current	$V_{OUT} < GND; V_{OUT} > V_{CC}$	+20	mA
I <sub>OUT</sub>	DC Output Current, per Pin		+25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and	GND	+50	mA
P <sub>D</sub>	Power Dissipation in Still Air,	SOIC Packages (Note 2) TSSOP Package (Note 2)	500 450	mW
T <sub>L</sub>	Lead temperature, 1 mm fror	n case for 10 s	260	°C
T <sub>stg</sub>	Storage temperature		-65 to +150	°C
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 2000 > 200 > 3000	٧
I <sub>Latch-Up</sub>	Latch-Up Performance (Note 6)	Above V <sub>CC</sub> and Below GND at 125°C	±300	mA

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

- 2. Derating SOIC Packages: -7 mW/°C from 65° to 125°C TSSOP Package: -6.1 mW/°C from 65° to 125°C
- 3. Tested to EIA/JESD22-A114-A
- 4. Tested to EIA/JESD22-A115-A
- 5. Tested to JESD22-C101-A
- 6. Tested to EIA/JESD78

# RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage		3.0	5.5	V
V <sub>IN</sub>	DC Input Voltage		0.0	5.5	V
V <sub>OUT</sub>	DC Output Voltage	VCC = 0 High or Low State	0.0 0.0	5.5 V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0	100 20	ns/V

<sup>\*</sup> Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

<sup>1.</sup> Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

The  $\theta_{JA}$  of the package is equal to 1/Derating. Higher junction temperatures may affect the expected lifetime of the device per the table and figure below.

# DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 4. Failure Rate vs. Time Junction Temperature

# DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	1	<sub>A</sub> = 25°(	С	T <sub>A</sub> ≤	85°C	T <sub>A</sub> ≤	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage		3.0 4.5 5.5	1.4 2.0 2.0			1.4 2.0 2.0		1.4 2.0 2.0		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		3.0 4.5 5.5			0.53 0.8 0.8		0.53 0.8 0.8		0.53 0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu A$	3.0 4.5	2.9 4.4	3.0 4.5		2.9 4.4		2.9 4.4		V
	$V_{IN} = V_{IH}$ or $V_{IL}$	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		V
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OL} = 50 \mu A$	3.0 4.5		0.0 0.0	0.1 0.1		0.1 0.1		0.1 0.1	V
	$V_{IN} = V_{IH}$ or $V_{IL}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OL} = 4$ mA $I_{OL} = 8$ mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	V
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5			2.0		20		40	μΑ
I <sub>CCT</sub>	Quiescent Supply Current	Input: V <sub>IN</sub> = 3.4 V	5.5			1.35		1.50		1.65	mA
I <sub>OPD</sub>	Output Leakage Current	V <sub>OUT</sub> = 5.5 V	0.0			0.5		5.0		10	μΑ

# AC ELECTRICAL CHARACTERISTICS $C_{load}$ = 50 pF, Input $t_r$ = $t_f$ = 3.0 ns

					T <sub>A</sub> = 25°C		$T_A \le 85^{\circ}C$		$T_A \le 125^{\circ}C$		
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propogation Delay, Input A or B to Y	V <sub>CC</sub> = 3.3 ± 0.3 V	$C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$		4.1 5.5	10.0 13.5		11.0 15.0		13.0 17.5	ns
		V <sub>CC</sub> = 5.0 ± 0.5 V	$C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$		3.1 3.6	6.9 7.9		8.0 9.0		9.5 10.5	
C <sub>IN</sub>	Maximum Input Capacitance				5.5	10		10		10	pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Note 7)	17	pF

<sup>7.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$ .  $C_{PD}$  is used to determine the no-load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .

# **NOISE CHARACTERISTICS** (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 5.0$ V, Measured in SO Package)

		T <sub>A</sub> = 25°C		
Symbol	Characteristic	Тур	Max	Unit
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	0.4	0.8	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	- 0.4	- 0.8	V
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage		2.0	V
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage		0.8	V





Figure 5. Switching Waveforms



TEST POINT

\*Includes all probe and jig capacitance

Figure 6. Test Circuit




Figure 7. Input Equivalent Circuit





Figure 8. Output Equivalent Circuit

### PACKAGE DIMENSIONS

# **D SUFFIX** SOIC PACKAGE CASE 751A-03 **ISSUE F**




- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0 °	7°	
P	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

# **DT SUFFIX TSSOP PACKAGE** CASE 948G-01

**ISSUE O** 




#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH,
   PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR
- PROTRUSION SHALL NOT EXCEED
  0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN
  EXCESS OF THE K DIMENSION AT MAXIMUM
  MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252 BSC		
M	0°	8°	0°	8°	

# M SUFFIX SOIC EIAJ PACKAGE CASE 965-01 ISSUE O



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
  Y14 5M 1982
- 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.039) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A <sub>1</sub>	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Е	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
ΗE	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10°	0 °	10°
$Q_1$	0.70	0.90	0.028	0.035
Z		1.42		0.056

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.