FAIRCHILD

SEMICONDUCTOR

# DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

#### **General Description**

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.


#### **Features**


- Advanced oxide-isolated ion-implanted Schottky TTL process
- Pin and functional compatible with LS family counterpart
- Typical clock frequency maximum is 80 MHz
- Switching performance guaranteed over full temperature and V<sub>CC</sub> supply range

### **Ordering Code:**

Package Number	Package Description
M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
	M16D N16E M16A M16D

#### **Connection Diagrams**





© 2000 Fairchild Semiconductor Corporation DS006112

www.fairchildsemi.com

September 1986 Revised February 2000

# **Function Table**


Inputs			Outputs		
Clear	Clock	D Q		Q (Note 1)	
L	Х	Х	L	Н	
н	$\uparrow$	н	н	L	
н	$\uparrow$	L	L	н	
н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$	


DM74ALS174 • DM74ALS175

H = HIGH Level (steady state) L = LOW Level (steady state) X = Don't Care ^ = Transition from LOW-to-HIGH Level Q<sub>0</sub> = the level of Q before the indicated steady-state input conditions were established

Note 1: applies to DM74ALS175 only

### **Logic Diagrams**





### Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	–65°C to +150°C
Typical θ <sub>JA</sub>	
N Package	77.9°C/W
M Package	107.3°C/W


Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**


Symbol	Parameter		ol Parameter Min	Nom	Max	Units
/ <sub>cc</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
он	HIGH Level Output Current				-0.4	mA
I <sub>OL</sub>	LOW Level Output Current				8	mA
t <sub>W</sub> Pulse Width		ock GH or LOW	10			ns
	Cle	ear LOW	10			
t <sub>SETUP</sub> Setup Time (Note 3)	Setup Time (Note 3) Da	ata Input	10↑			
	-	ear active State	6↑			ns
t <sub>HOLD</sub>	Data Hold Time (Note 3)		0↑			ns
f <sub>CLOCK</sub>	Clock Frequency		0		50	MHz
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C


Note 3: The symbol  $\uparrow$  indicates that the rising edge of the clock is used as reference.

tt Clamp Voltage H Level Out Voltage V Level Out Voltage tt Current at Input Voltage H Level Input Current V Level Input Current Out Drive Current Dut Drive Current	$I_{OH} = -4$ $V_{CC} = 4$ $V_{CC} = 5$ $V_{CC} = 5$ $V_{CC} = 5$	$\begin{array}{c} 4.5 V \text{ to } 5.5 V \\ \hline \\ 5.5 V \\ \hline \\ 5.5 V \\ \hline \\ 5.5 V \\ V_{IN} = 7 V \\ \hline \\ 5.5 V \\ V_{IN} = 2.7 V \\ \hline \\ 5.5 V \\ V_{IN} = 0.4 V \\ \hline \\ 5.5 V \\ \hline \\ 5.5 V \end{array}$	I <sub>OL</sub> = 8 mA	V <sub>CC</sub> – 2	V <sub>CC</sub> – 1.0 0.35	-1.5 6 0.5 0.1 20	, , m u
H Level but Voltage V Level but Voltage It Current at Input Voltage H Level Input Current V Level Input Current but Drive Current	$\begin{array}{c} I_{OH} = -4 \\ V_{CC} = 4 \\ V_{CC} = 4 \\ V_{CC} = 5 \\ Clock = \end{array}$	400 μA 4.5V to 5.5V 5.5V, V <sub>IN</sub> = 7V 5.5V, V <sub>IH</sub> = 2.7V 5.5V, V <sub>IN</sub> = 0.4V 5.5V, V <sub>O</sub> = 2.25V 5.5V	I <sub>OL</sub> = 8 mA	V <sub>CC</sub> - 2		0.5	m
V Level but Voltage It Current at Input Voltage H Level Input Current V Level Input Current but Drive Current	$V_{CC} = 4$ $V_{CC} = 5$ $Clock = 5$	$\begin{array}{c} 1.5V\\ \hline 0.5V, \ V_{IN} = 7V\\ \hline 0.5V, \ V_{IH} = 2.7V\\ \hline 0.5V, \ V_{IN} = 0.4V\\ \hline 0.5V, \ V_{O} = 2.25V\\ \hline 0.5V\end{array}$	I <sub>OL</sub> = 8 mA	V <sub>CC</sub> - 2		0.5	m
but Voltage It Current at Input Voltage H Level Input Current V Level Input Current but Drive Current	$V_{CC} = 5$ $Clock = 5$	5.5V, $V_{IN} = 7V$ 5.5V, $V_{IH} = 2.7V$ 5.5V, $V_{IN} = 0.4V$ 5.5V, $V_O = 2.25V$ 5.5V	I <sub>OL</sub> = 8 mA		0.35	0.1	m
tt Current at Input Voltage H Level Input Current V Level Input Current Dut Drive Current	$V_{CC} = 5$ $Clock = 5$	5.5V, $V_{IN} = 7V$ 5.5V, $V_{IH} = 2.7V$ 5.5V, $V_{IN} = 0.4V$ 5.5V, $V_O = 2.25V$ 5.5V				0.1	m
Input Voltage H Level Input Current V Level Input Current put Drive Current	$V_{CC} = 5$ $V_{CC} = 5$ $V_{CC} = 5$ $V_{CC} = 5$ $Clock = 5$	5.5V, $V_{IH} = 2.7V$ 5.5V, $V_{IN} = 0.4V$ 5.5V, $V_O = 2.25V$ 5.5V					
H Level Input Current V Level Input Current out Drive Current	$V_{CC} = 5$ $V_{CC} = 5$ $V_{CC} = 5$ $V_{CC} = 5$ $Clock = 5$	5.5V, $V_{IH} = 2.7V$ 5.5V, $V_{IN} = 0.4V$ 5.5V, $V_O = 2.25V$ 5.5V					
V Level Input Current out Drive Current	$V_{CC} = 5$ $V_{CC} = 5$ $V_{CC} = 5$ $Clock = 5$	$5.5V, V_{IN} = 0.4V$ $5.5V, V_{O} = 2.25V$ 5.5V				20	
out Drive Current	V <sub>CC</sub> = 5 V <sub>CC</sub> = 5 Clock =	5.5V, V <sub>O</sub> = 2.25V 5.5V					
	V <sub>CC</sub> = 5 Clock =	5.5V				-0.1	r
ply Current	Clock =			-30	ļ	-112	rr
		4 51/	DM74ALS174		11	19	
							m
	D Input		DM74ALS175		8	14	
g Characteris							
Parameter	Conditions			Min	Min M		Unit
imum Clock Frequency		$R_L = 500\Omega$		50	50		MH:
pagation Delay Time	C <sub>L</sub> = 50 pF						
V-to-HIGH Level		V <sub>CC</sub> = 4.5V to 5.	5V	5		18	ns
out From Clear (175 Only)	)						
		1				23	
		1		8			
		1					<u> </u>
		1					
		1		3		15	ns
		1					
		1		5		17	ns
		1		5		17	
	Parameter mum Clock Frequency agation Delay Time I-to-HIGH Level	Parameter mum Clock Frequency agation Delay Time -to-HIGH Level ut From Clear (175 Only) agation Delay Time H-to-LOW Level ut From Clear agation Delay Time -to-HIGH Level ut From Clock agation Delay Time H-to-LOW Level	Parameter         Cor           mum Clock Frequency         R <sub>L</sub> = 500Ω           agation Delay Time         C <sub>L</sub> = 50 pF           -to-HIGH Level         V <sub>CC</sub> = 4.5V to 5.           ut From Clear (175 Only)         agation Delay Time           agation Delay Time         -to-LOW Level           ut From Clear         agation Delay Time           -to-HIGH Level         ut From Clear           agation Delay Time         -to-HIGH Level           ut From Clock         agation Delay Time           -to-HIGH Level         -to-HIGH Level           ut From Clock         agation Delay Time           -to-LOW Level         -to-LOW Level	Parameter         Conditions           mum Clock Frequency $R_L = 500\Omega$ agation Delay Time $C_L = 50 \text{ pF}$ -to-HIGH Level $V_{CC} = 4.5V$ to $5.5V$ ut From Clear (175 Only)         agation Delay Time           agation Delay Time         -to-LOW Level           ut From Clear         agation Delay Time           -to-HIGH Level         ut From Clear           agation Delay Time         -to-HIGH Level           ut From Clock         agation Delay Time           -to-HIGH Level         -to-HIGH Level           ut From Clock         -to-LOW Level	$\begin{tabular}{ c c c c } \hline Parameter & Conditions & Min \\ \hline mum Clock Frequency \\ agation Delay Time & C_L = 50 \mbox{ pF} \\ -to-HIGH Level & V_{CC} = 4.5V \mbox{ to } 5.5V & 5 \\ \hline ut From Clear (175 \mbox{ Only}) \\ \hline agation Delay Time \\ -to-LOW Level & ut From Clear \\ \hline agation Delay Time \\ -to-HIGH Level & 3 \\ \hline ut From Clock \\ \hline agation Delay Time \\ -to-LOW Level & 5 \\ \hline \end{tabular}$	$\begin{array}{ c c c c } \hline Parameter & Conditions & Min \\ \hline mum Clock Frequency \\ agation Delay Time & C_L = 50 \ \text{pF} & 50 \\ \text{-to-HIGH Level} & V_{CC} = 4.5 \ \text{V to } 5.5 \ \text{V} & 5 \\ \hline \text{ut From Clear (175 \ Only)} \\ \hline agation Delay Time \\ \text{-to-LOW Level} & 8 \\ \text{ut From Clear} \\ \hline \text{agation Delay Time} \\ \hline \text{-to-HIGH Level} & 3 \\ \hline \text{ut From Clock} \\ \hline \text{agation Delay Time} \\ \hline \text{-to-HIGH Level} & 5 \\ \hline \end{array}$	ParameterConditionsMinMaxmum Clock Frequency agation Delay Time $R_L = 500\Omega$ $C_L = 50 pF$ 50-to-HIGH Level $V_{CC} = 4.5V$ to $5.5V$ 518ut From Clear (175 Only) agation Delay Time +to-LOW Level823-to-HIGH Level823ut From Clear agation Delay Time +to-HIGH Level315-to-HIGH Level517



DM74ALS174 • DM74ALS175





DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

www.fairchildsemi.com

7