TLC7226C, TLC7226I, TLC7226M QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS060F - JANUARY 1995 - REVISED APRIL 2009

features

- Four 8-Bit D/A Converters
- Microprocessor Compatible
- TTL/CMOS Compatible
- Single Supply Operation Possible
- CMOS Technology

applications

- Process Control
- Automatic Test Equipment
- Automatic Calibration of Large System Parameters, e.g. Gain/Offset

description


The TLC7226C, TLC7226I, and TLC7226M consist of four 8-bit voltage-output digital-to-analog converters (DACs) with output buffer amplifiers and interface logic on a single monolithic chip.

Separate on-chip latches are provided for each of the four DACs. Data is transferred into one of these data latches through a common 8-bit TTL/CMOS-compatible 5-V input port. Control inputs A0 and A1 determine which DAC is loaded when \overline{WR} goes low. The control logic is speed compatible with most 8-bit microprocessors.

Each DAC includes an output buffer amplifier capable of sourcing up to 5 mA of output current.

(TOP VIEW) 20 OUTC OUTB [19 OUTD OUTA 🛛 2 V_{SS} [] 3 18 VDD REF [] 4 17 A0 AGND **∏** 16**∏** A1 DGND 6 15 WR DB7 14 DB0 DB6 [13 DB1 8 12 DB2 DB5 [] 9 11 DB3 DB4 I

DW OR N PACKAGE



FK PACKAGE

The TLC7226 performance is specified for input reference voltages from 2 V to V_{DD} – 4 V with dual supplies. The voltage mode configuration of the DACs allows the TLC7226 to be operated from a single power supply rail at a reference of 10 V.

The TLC7226 is fabricated in a LinBiCMOS[™] process that has been specifically developed to allow high-speed digital logic circuits and precision analog circuits to be integrated on the same chip. The TLC7226 has a common 8-bit data bus with individual DAC latches. This provides a versatile control architecture for simple interface to microprocessors. All latch-enable signals are level triggered.

Combining four DACs, four operational amplifiers, and interface logic into either a 0.3-inch wide, 20-terminal dual-in-line IC (DIP) or a small 20-terminal small-outline IC (SOIC) allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. The Leadless Ceramic Chip Carrier (LCCC) package provides for operation at military temperature range. The pinout is aimed at optimizing board layout with all of the analog inputs and outputs at one end of the package and all of the digital inputs at the other.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLAS060F - JANUARY 1995 - REVISED APRIL 2009


description (continued)

The TLC7226C is characterized for operation from 0° C to 70° C. The TLC7226I is characterized for operation from -30° C to 85° C. The TLC7226M is characterized for operation from -55° C to 125° C.


AVAILABLE OPTIONS

		PACKAGE	
TA	SMALL OUTLINE (DW)	PLASTIC DIP (N)	LCCC (FK)
0°C to 70°C	TLC7226CDW	TLC7226CN	_
−30°C to 85°C	TLC7226IDW	TLC7226IN	_
-55°C to 125°C	_	_	TLC7226MFKB

functional block diagram



schematic of outputs





TLC7226C, TLC7226I, TLC7226M QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS060F - JANUARY 1995 - REVISED APRIL 2009

Terminal Functions

TERMI	TERMINAL		PERCENTENT
NAME	NO.†	1/0	DESCRIPTION
AGND	5		Analog ground. AGND is the reference and return terminal for the analog signals and supply.
A0, A1	17, 16	I	DAC select inputs. The combination of high or low levels select either DACA, DACB, DACC, or DACD.
DGND	6		Digital ground. DGND is the reference and return terminal for the digital signals and supply.
DB0-DB7	14–7	I	Digital DAC data inputs. DB0 – DB7 are the input digital data used for conversion.
OUTA	2	0	DACA output. OUTA is the analog output of DACA.
OUTB	1	0	DACB output. OUTB is the analog output of DACB.
OUTC	20	0	DACC output. OUTC is the analog output of DACC.
OUTD	19	0	DACD output. OUTD is the analog output of DACD.
REF	4	I	Voltage reference input. The voltage level on REF determines the full scale analog output.
V_{DD}	18		Positive supply voltage input terminal
VSS	3		Negative supply voltage input terminal
WR	15	I	Write input. WR selects DAC transparency or latch mode. The selected input latch is transparent when WR is low.

[†] Terminal numbers shown are for the DW, N, and FK packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{DD} : AGND or DGND	0.3 V to 17 V
V _{SS} ‡	0.3 V to 24 V
Supply voltage range, V _{SS} : AGND or DGND	–7 V to 0.3 V
Voltage range between AGND and DGND	–17 V to 17 V
Input voltage range, V _I (to DGND)	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Reference voltage range: V _{ref} (to AGND)	0.3 V to V _{DD}
V _{ref} (to V _{SS})	0.3 V to 20 V
Output voltage range, VO (to AGND) (see Note 1)	V _{SS} to V _{DD}
Continuous total power dissipation at (or below) T _A = 25°C (see Note 2)	500 mW
Operating free-air temperature range, T _A : C suffix	0°C to 70°C
E suffix	–30°C to 85°C
M suffix	–55°C to 125°C
Storage temperature range, T _{stg}	65°C to 150°C
Case temperature for 10 seconds: FK package	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. For operation above $T_A = 75^{\circ}C$, derate linearly at the rate of 2 mW/°C.



[‡]The VSS terminal is connected to the substrate and must be tied to the most negative supply voltage applied to the device.

NOTES: 1. Output voltages may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60 mA.

TLC7226C, TLC7226I, TLC7226M QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS060F - JANUARY 1995 - REVISED APRIL 2009

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		11.4	16.5	V
Supply voltage, V _{SS}		-5.5	0	V
High-level input voltage, V _{IH}		2		V
Low-level input voltage, V _{IL}			0.8	V
Reference voltage, V _{ref}		0	V _{DD} -4	V
Load resistance, R _L		2		kΩ
Setup time, address valid before WR↓, t _{SU(AW)} (see Figure 1)	V _{DD} = 11.4 V to 16.5 V	*0		ns
Setup time, data valid before WR↑, t _{Su(DW)} (see Figure 1)	V _{DD} = 11.4 V to 16.5 V	*45		ns
Hold time, address valid after WR↑, th(AW) (see Figure 1)	V _{DD} = 11.4 V to 16.5 V	*0		ns
Hold time, data valid after WR↑, th(DW) (see Figure 1)	V _{DD} = 11.4 V to 16.5 V	*10		ns
Pulse duration, $\overline{\text{WR}}$ low, t_{W} (see Figure 1)	V _{DD} = 11.4 V to 16.5 V	*50		ns
	C suffix	0	70	
Operating free-air temperature, T _A	I suffix	-25	85	°C
	M suffix	-55	125	

^{*} This parameter is not tested for M suffix devices.

electrical characteristics over recommended operating free-air temperature range

dual power supply over recommended power supply and reference voltage ranges, AGND = DGND = 0 V (unless otherwise noted)

	PARAMET	rer .	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
IJ	Input current, digital		$V_I = 0 \text{ V or } V_{DD}$				±1	μΑ
I _(DD)	Supply current	$V_I = 0.8 \text{ V or } 2.4 \text{ V},$ $V_{SS} = -5 \text{ V},$	V _{DD} = 16.5 V, No load		6	16	mA	
I(SS)	Supply current		V _I = 0.8 V or 2.4 V,	No load		4	10	mA
r _{i(ref)}	Reference input resistance				2	4		kΩ
	Power supply sensitivity		$\Delta V_{DD} = \pm 5\%$				0.01	%/%
			All On In order	C and I suffix	65			
		REF input	All 0s loaded	M suffix	*30			
Ci	Input capacitance		All 1s loaded	All 1s loaded			*300	pF
		Digital ignute		C and I suffix			8	
		Digital inputs		M suffix	_		*12	

^{*} This parameter is not tested for M suffix devices.



TLC7226C, TLC7226I, TLC7226M QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS060F - JANUARY 1995 - REVISED APRIL 2009

operating characteristics over recommended operating free-air temperature range

dual power supply over recommended power supply and reference voltage ranges, AGND = DGND = 0 V (unless otherwise noted)

PARAM	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Slew rate			*2.5			V∙µs
0.400 - 10.400 - 0.	Positive full scale	V 40 V			*5	_
Settling time to 1/2 LSB	Negative full scale	V _{ref} = 10 V			*7	μs
Resolution				8		bits
Total unadjusted error					±2	LSB
Linearity error	Differential/integral		.,		±1	LSB
Full-scale error		$V_{DD} = 15 \text{ V} \pm 5\%, \qquad V_{ref} = 10$	V		±2	LSB
Gain error				±0.25		LSB
	Full scale	$V_{DD} = 14 \text{ V to } 16.5 \text{ V}, V_{ref} = 10$	V	±20		ppm/°C
Temperature coefficient of gain	Zero-code error			±50		μV/°C
Zero-code error				±20	±80	mV
Digital crosstalk glitch impulse area		V _{ref} = 0		50		nV∙s

^{*} This parameter is not tested for M suffix devices.


single power supply, V_{DD} = 14.25 V to 15.75 V, V_{SS} = AGND = DGND = 0 V, V_{ref} = 10 V (unless otherwise noted)

0 1 11 37 00	, 00		, 101	` `			
PARAM	TEST CONDI	MIN	TYP	MAX	UNIT		
Supply current, I _{DD}	$V_I = 0.8 \text{ V or } 2.4 \text{ V},$	No load		5	13	mA	
Slew rate				*2			V∙µs
Cattling time to 4/0 LCD	Positive full scale					*5	
Settling time to 1/2 LSB	Negative full scale					*20	μs
Resolution					8		bits
Total unadjusted error						±2	LSB
Full-scale error						±2	LSB
Tananatana andiisiaat of ania	Full scale	V _{DD} = 14 V to 16.5 V	$V_{ref} = 10 V$		±20		ppm/°C
Temperature coefficient of gain	Zero-code error				±50		μV/°C
Linearity error Differential						±1	LSB
Digital crosstalk-glitch impulse area			·		50		nV∙s

^{*} This parameter is not tested for M suffix devices.



PARAMETER MEASUREMENT INFORMATION





NOTES: A. $t_r = t_f = 20$ ns over V_{DD} range.

- B. The timing measurement reference level is equal to VIH + VIL divided by 2.
- C. The selected input latch is transparent while \overline{WR} is low. Invalid data during this time can cause erroneous outputs.

Figure 1. Write-Cycle Voltage Waveforms

TYPICAL CHARACTERISTICS






POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

AGND bias for direct bipolar output operation

The TLC7226 can be used in bipolar operation without adding more external operational amplifiers as shown in Figure 4 by biasing AGND to V_{SS} . This configuration provides an excellent method for providing a direct bipolar output with no additional components. The transfer values are shown in Table 1.



[‡] Digital inputs omitted for clarity.

Figure 4. AGND Bias for Direct Bipolar Operation

Table 1. Bipolar (Offset Binary) Code

DACLATO	H CONTENTS	
MSB	LSB	ANALOG OUTPUT
1111	1111	+ V _{ref} (127)
1000	0001	$+ V_{ref} \left(\frac{1}{128} \right)$
1000	0000	0 V
0111	1111	$-V_{ref}\left(\frac{1}{128}\right)$
0000	0001	$-V_{ref}\left(\frac{127}{128}\right)$
0000	0000	$-V_{\text{ref}}\left(\frac{128}{128}\right) = -V_{\text{ref}}$

AGND bias for positive output offset


The TLC7226 AGND terminal can be biased above or below the system ground terminal, DGND, to provide an offset analog output voltage level. Figure 5 shows a circuit configuration to achieve this for channel A of the TLC7226. The output voltage, V_O , at OUTA can be expressed as:

$$V_{O} = V_{BIAS} + D_{A}(V_{I})$$
 (1)

where D_A is a fractional representation of the digital input word (0 \leq D \leq 255/256).

Increasing AGND above system GND reduces the output range. $V_{DD} - V_{ref}$ must be at least 4 V to ensure specified operation. Since the AGND terminal is common to all four DACs, this method biases up the output voltages of all the DACs in the TLC7226. Supply voltages V_{DD} and V_{SS} for the TLC7226 should be referenced to DGND.

AGND bias for positive output offset (continued)



[†] Digital inputs omitted for clarity.

Figure 5. AGND Bias Circuit

interface logic information

Address lines A0 and A1 select which DAC accepts data from the input port. Table 2 shows the operations of the four DACs. Figure 6 shows the input control logic. When the $\overline{\text{WR}}$ signal is low, the input latches of the selected DAC are transparent and the output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of $\overline{\text{WR}}$. While $\overline{\text{WR}}$ is high, the analog outputs remain at the value corresponding to the data held in their respective latches.

Table 2. Function Table

CON	TROL INF	UTS	ODED ATION
WR	A1	A0	OPERATION
Н	Х	Х	No operation
			Device not selected
L	L	L	DAC A transparent
↑	L	L	DAC A latched
L	L	Н	DAC B transparent
↑	L	Н	DAC B latched
L	L		DAC C transparent
↑			DAC C latched
L			DAC D transparent
1			DAC D latched

L = low, H = high, X = irrelevant



interface logic information (continued)




Figure 6. Input Control Logic

unipolar output operation

The unipolar output operation is the basic mode of operation for each channel of the TLC7226, with the output voltages having the same positive polarity as V_{ref} . The TLC7226 can be operated with a single power supply (V_{SS} = AGND) or with positive/negative power supplies. The voltage at V_{ref} must never be negative with respect to AGND to prevent parasitic transistor turnon. Connections for the unipolar output operation are shown in Figure 7. Transfer values are shown in Table 3.




Figure 7. Unipolar Output Circuit

Table 3. Unipolar Code

DAC LATO	H CONTENTS LSB	ANALOG OUTPUT
1111	1111	$+ V_{ref} \left(\frac{255}{256} \right)$
1000	0001	$+ V_{ref} \left(\frac{129}{256} \right)$
1000	0000	$+ V_{\text{ref}} \left(\frac{128}{256} \right) = + \frac{V_{\text{ref}}}{2}$
0111	1111	$+ V_{ref} \left(\frac{127}{256} \right)$
0000	0001	$+ V_{ref} \left(\frac{1}{256} \right)$
0000	0000	0 V

NOTE A. 1 LSB =
$$(V_{ref} 2^{-8}) = V_{ref} (\frac{1}{256})$$



linearity, offset, and gain error using single-ended power supplies

When an amplifier is operated from a single power supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier, with a negative voltage offset, attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot be driven to a negative voltage.

So when the output offset voltage is negative, the output voltage remains at zero volts until the input code value produces a sufficient output voltage to overcome the inherent negative offset voltage, resulting in a transfer function shown in Figure 8.




Figure 8. Effect of Negative Offset (Single Power Supply)

This negative offset error, not the linearity error, produces the breakpoint. The transfer function would have followed the dotted line if the output buffer could be driven to a negative voltage.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single power supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity in the unipolar mode is measured between full scale code and the lowest code which produces a positive output voltage.

The code is calculated from the maximum specification for the negative offset.

SLAS060F - JANUARY 1995 - REVISED APRIL 2009

APPLICATION INFORMATION

bipolar output operation using external amplifier

Each of the DACs of the TLC7226 can also be individually configured to provide bipolar output operation, using an external amplifier and two resistors per channel. Figure 9 shows a circuit used to implement offset binary coding (bipolar operation) with DAC A of the TLC7226. In this case:

$$V_{O} = 1 + \frac{R2}{R1} \times \left(D_{A} \times V_{ref}\right) - \frac{R2}{R1} \times \left(V_{ref}\right)$$
 (2)

with R1 = R2

$$V_{O} = (2D_{A} - 1) \times V_{ref}$$

where $\mathbf{D}_{\mathbf{A}}$ is a fractional representation of the digital word in latch $\mathbf{A}.$

Mismatch between R1 and R2 causes gain and offset errors. Therefore, these resistors must match and track over temperature. The TLC7226 can be operated with a single power supply or from positive and negative power supplies.




Figure 9. Bipolar Output Circuit

staircase window comparator

In many test systems, it is important to be able to determine whether some parameter lies within defined limits. The staircase window comparator shown in Figure 10 is a circuit that can be used to measure the V_{OH} and V_{OL} thresholds of a TTL device under test. Upper and lower limits on both V_{OH} and V_{OL} can be programmed using the TLC7226. Each adjacent pair of comparators forms a window of programmable size (see Figure 11). When the test voltage (V_{test}) is within a window, then the output for that window is higher. With a reference of 2.56 V applied to the REF input, the minimum window size is 10 mV.

APPLICATION INFORMATION

staircase window comparator (continued)




Figure 10. Logic Level Measurement

APPLICATION INFORMATION

staircase window comparator (continued)




Figure 11. Adjacent Window Structure

The circuit can easily be adapted as shown in Figure 12 to allow for overlapping of windows. When the three outputs from this circuit are decoded, five different nonoverlapping programmable window possibilities can again be defined (see Figure 13).




Figure 12. Overlapping Window Circuit

APPLICATION INFORMATION

staircase window comparator (continued)




Figure 13. Overlapping Window Structure

output buffer amplifier

The unity-gain output amplifier is capable of sourcing 5 mA into a 2-k Ω load and can drive a 3300-pF capacitor. The output can be shorted to AGND indefinitely or it can be shorted to any voltage between V_{SS} and V_{DD} consistent with the maximum device power dissipation.

multiplying DAC

The TLC7226 can be used as a multiplying DAC when the reference signal is maintained between 2 V and V_{DD} – 4 V. When this configuration is used, V_{DD} should be 14.25 V to 15.75 V. A low output-impedance buffer should be used so that the input signal is not loaded by the resistor ladder. Figure 14 shows the general schematic.




Figure 14. AC Signal Input Scheme



www.ti.com 18-Jul-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87802012A	ACTIVE	LCCC	FK	20	1	RoHS-Exempt & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87802012A TLC7226 MFKB	Samples
5962-87802012C	ACTIVE	LCCC	FK	20	1	RoHS-Exempt & Green	Call TI	N / A for Pkg Type	-55 to 125	5962- 87802012C	Samples
TLC7226CDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC7226C	Samples
TLC7226CDWG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC7226C	Samples
TLC7226CDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC7226C	Samples
TLC7226CN	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC7226CN	Samples
TLC7226IDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC7226I	Samples
TLC7226IDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC7226I	Samples
TLC7226IN	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TLC7226IN	Samples
TLC7226MFKB	ACTIVE	LCCC	FK	20	1	RoHS-Exempt & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87802012A TLC7226 MFKB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2023

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC7226, TLC7226M:

Catalog: TLC7226

Military: TLC7226M


NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

Military - QML certified for Military and Defense Applications

www.ti.com 5-Jan-2022


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC7226CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TLC7226IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC7226CDWR	SOIC	DW	20	2000	350.0	350.0	43.0
TLC7226IDWR	SOIC	DW	20	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

differisions are nominal									
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
5962-87802012A	FK	LCCC	20	1	506.98	12.06	2030	NA	
5962-87802012C	FK	LCCC	20	1	506.98	12.06	2030	NA	
TLC7226CDW	DW	SOIC	20	25	506.98	12.7	4826	6.6	
TLC7226CDWG4	DW	SOIC	20	25	506.98	12.7	4826	6.6	
TLC7226CN	N	PDIP	20	20	506	13.97	11230	4.32	
TLC7226IDW	DW	SOIC	20	25	506.98	12.7	4826	6.6	
TLC7226IN	N	PDIP	20	20	506	13.97	11230	4.32	
TLC7226MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA	

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated