

The C702 is a medium voltage, high current disc pack SCR employing a Bar gate, amplifying gate structure. This amplifying gate design allows the SCR to be reliably operated at high di/dt and high dv/dt conditions in phase control applications.

#### FEATURES:

- Low On-State Voltage
- High di/dt Capability
- High dv/dt Capability
- Hermetic Ceramic Package
- Excellent Surge and  $I^2t$  Ratings

#### APPLICATIONS:

- DC Power Supplies
- Motor Controls
- AC Soft-Starters

#### ORDERING INFORMATION

Select the complete Part Number using the table below.  
EXAMPLE: C702CB is a 3200V-1000A SCR with 200ma IGT and 12 inch gate and cathode potential leads.

PART	Voltage Rating	Voltage Code	Current Rating
	$V_{DRM}-V_{RRM}$		$I_{tavg}$
<b>C702</b>	2400V	LD	1000A
	2600V	LM	
	2800V	LN	
	3000V	CP	
	3200V	CB	



Powerex, Inc., 200 Hillis Street, Youngwood, Pennsylvania 15697-1800 (724)925-7272

**C702**  
**Phase Control Thyristor**

**1000 Amperes 3200 Volts**

## Absolute Maximum Ratings

Characteristic	Symbol	Rating	Units
Repetitive Peak Voltage	$V_{DRM}-V_{RRM}$	3200	Volts
Non-repetitive Transient Peak Reverse Voltage	$V_{RSM}$	$V_{RRM} + 100$	Volts
Average On-State Current, $T_C=74^\circ C$	$I_{T(Avg.)}$	1000	A
RMS On-State Current, $T_C=74^\circ C$	$I_{T(RMS)}$	1571	A
Average On-State Current, $T_C=55^\circ C$	$I_{T(Avg.)}$	1220	A
RMS On-State Current, $T_C=55^\circ C$	$I_{T(RMS)}$	1916	A
Peak One Cycle Surge Current, 60Hz, $V_R=0V$	$I_{TSM}$	21,500	A
Peak One Cycle Surge Current, 50Hz, $V_R=0V$	$I_{TSM}$	20,500	A
Fuse Coordination $I^2t$ , 60Hz	$I^2t$	1.93E+06	$A^2s$
Fuse Coordination $I^2t$ , 50Hz	$I^2t$	2.10E+06	$A^2s$
Critical Rate-of-Rise of On-State Current	$di/dt$	100	A/us
Repetitive			
Critical Rate-of-Rise of On-State Current	$di/dt$	300	A/us
Non-Repetitive			
Peak Gate Power, 100us	$P_{GM}$	16	Watts
Average Gate Power	$P_{G(avg)}$	5	Watts
Operating Temperature	$T_j$	-40 to +125	$^\circ C$
Storage Temperature	$T_{Stg.}$	-50 to +150	$^\circ C$
Approximate Weight		1	lb
		0.45	Kg
Mounting Force		5500-6000	lbs
		24.5 - 26.7	Knewtons



Powerex, Inc., 200 Hillis Street, Youngwood, Pennsylvania 15697-1800 (724)925-7272

# C702

## Phase Control Thyristor






1000 Amperes 3200 Volts

### Electrical Characteristics, Tj=25°C unless otherwise specified

Characteristic	Symbol	Test Conditions	Rating			Units
			min	typ	max	
Repetitive Peak Forward Leakage Current	I <sub>DRM</sub>	T <sub>j</sub> =125°C, V <sub>DRM</sub> =Rated			150	ma
Repetitive Peak Reverse Leakage Current	I <sub>RRM</sub>	T <sub>j</sub> =125°C, V <sub>RRM</sub> =Rated			150	ma
Peak On-State Voltage	V <sub>TM</sub>	T <sub>j</sub> =125°C, I <sub>TM</sub> =2000A			1.85	V
V <sub>TM</sub> Model, Low Level V <sub>TM</sub> = V <sub>O</sub> + r•I <sub>TM</sub>	V <sub>O</sub> r	T <sub>j</sub> =125°C 15% I <sub>TM</sub> - π•I <sub>TM</sub>			0.944 4.25E-04	V Ω
V <sub>TM</sub> Model, High Level V <sub>TM</sub> = V <sub>O</sub> + r•I <sub>TM</sub>	V <sub>O</sub> r	T <sub>j</sub> =125°C π•I <sub>TM</sub> - I <sub>TSM</sub>			1.18 3.49E-04	V Ω
V <sub>TM</sub> Model, 4-Term V <sub>TM</sub> = A + B•Ln(I <sub>TM</sub> ) + C•(I <sub>TM</sub> ) + D•(I <sub>TM</sub> ) <sup>½</sup>	A B C D	T <sub>j</sub> =125°C 15% I <sub>TM</sub> - I <sub>TSM</sub>			0.363 0.108 3.42E-04 -8.33E-04	
Turn-On Delay Time	t <sub>d</sub>	V <sub>D</sub> = 0.5•V <sub>DRM</sub> Gate Drive: 40V - 20Ω		2.5		us
Turn-Off Time	t <sub>q</sub>	T <sub>j</sub> =125°C dv/dt = 20V/us to 80% V <sub>DRM</sub>		400		us
dv/dt <sub>(Crit)</sub>	dv/dt	T <sub>j</sub> =125°C Exp. Waveform V <sub>D</sub> = 80% Rated	400			V/us
Gate Trigger Current	I <sub>GT</sub>	T <sub>j</sub> =25°C V <sub>D</sub> = 12V	30	100	200	ma
Gate Trigger Voltage	V <sub>GT</sub>		0.8	2.0	4.5	V
Peak Reverse Gate Voltage	V <sub>GRM</sub>			5		V

### Thermal Characteristics

Characteristic	Symbol	Test Conditions	min	Rating	typ	max	Units
				min	typ	max	
Thermal Resistance							
Junction to Case	R<θ <sub>jc</sub>	Double side cooled		0.021	0.023		°C/Watt
Case to Sink	R<θ <sub>cs</sub>	Double side cooled		0.004	0.006		°C/Watt
Thermal Impedance Model	Z<θ <sub>jc</sub>	Double side cooled					
Z<θ <sub>jc</sub> (t) = Σ(A(N)•(1-exp(-t/Tau(N))))		where:	N =	1	2	3	4
			A(N) =	7.26E-04	1.58E-03	4.55E-03	1.62E-02
			Tau(N) =	4.49E-05	8.21E-03	8.84E-02	1.31E+00

**Maximum On-State Voltage Drop**

**MAXIMUM TRANSIENT THERMAL IMPEDANCE**

**Maximum On-State Power Dissipation**

**Maximum Allowable Case Temperature**

**Maximum On-State Power Dissipation**

**Maximum Allowable Case Temperature**
