

Data Sheet

AD842

FEATURES

AC performance

- Gain bandwidth product: 80 MHz (gain = 2)**
- Fast settling: 100 ns to 0.01% for a 10 V step**
- Slew rate: 375 V/ μ s**
- Stable at gains of 2 or greater**
- Full power bandwidth: 6 MHz for 20 V p-p**

DC performance

- Input offset voltage: 1.5 mV maximum**
- Input offset drift: 14 μ V/ $^{\circ}$ C**
- Input voltage noise: 9 nV/ $\sqrt{\text{Hz}}$**
- Open-loop gain: 90 V/mV into a 499 Ω load**
- Output current: 100 mA minimum**
- Quiescent supply current: 14 mA maximum**

APPLICATIONS

- Line drivers**
- DAC and ADC buffers**
- Video and pulse amplifiers**
- MIL-STD-883B parts available, see [military data sheet](#)**


GENERAL DESCRIPTION

The AD842 is a member of the Analog Devices, Inc. family of wide bandwidth operational amplifiers. This device is fabricated using the Analog Device junction isolated complementary bipolar (CB) process. This process permits a combination of dc precision and wideband ac performance previously unobtainable in a monolithic op amp. In addition to its 80 MHz gain bandwidth product, the AD842 offers extremely fast settling characteristics, typically settling to within 0.01% of final value in less than 100 ns for a 10 V step.

The AD842 also offers a low quiescent current of 13 mA, a high output current drive capability (100 mA minimum), a low input voltage noise of 9 nV/ $\sqrt{\text{Hz}}$, and a low input offset voltage (1.5 mV maximum).

The 375 V/ μ s slew rate of the AD842, along with its 80 MHz gain bandwidth product, ensures excellent performance in video and pulse amplifier applications. This amplifier is ideally suited for use in high frequency signal conditioning circuits and wide bandwidth active filters. The extremely rapid settling time of the AD842 makes this amplifier the preferred choice for data


CONNECTION DIAGRAMS



- NOTES
1. NIC = NOT INTERNALLY CONNECTED.

Figure 1. PDIP (N-14) and Cerdip (Q-14)

08477-001



- NOTES
1. NIC = NOT INTERNALLY CONNECTED.

Figure 2. SOIC_W (RW-16)

08477-002

acquisition applications requiring 12-bit accuracy. The AD842 is also appropriate for other applications, such as high speed DAC and ADC buffer amplifiers and other wide bandwidth circuitry.

PRODUCT HIGHLIGHTS

1. The high slew rate and fast settling time of the AD842 make it ideal for DAC and ADC buffers amplifiers, line drivers, and all types of video instrumentation circuitry.
2. The AD842 is a precision amplifier. It offers accuracy to 0.01% or better and wide bandwidth, performance previously available only in hybrids.
3. Laser-wafer trimming reduces the input offset voltage of 1.5 mV maximum, thus eliminating the need for external offset nulling in many applications.
4. Full differential inputs provide outstanding performance in all standard high frequency op amp applications where the circuit gain is 2 or greater.

TABLE OF CONTENTS

Features	1	Typical Performance Characteristics	5
Applications.....	1	Theory of Operation	9
Connection Diagrams.....	1	Offset Nulling	9
General Description	1	Settling Time.....	9
Product Highlights	1	Grounding and Bypassing.....	10
Revision History	2	Capacitive Load Driving Ability.....	10
Specifications.....	3	Using a Heat Sink	10
Electrical Characteristics— ± 15 V Operation	3	Terminated Line Driver.....	10
Absolute Maximum Ratings.....	4	Overdrive Recovery	11
Thermal Characteristics	4	Outline Dimensions	12
ESD Caution.....	4	Ordering Guide	13
Metalization Photograph.....	4		

REVISION HISTORY

2/14—Rev. E to Rev. F

Updated Format	Universal
Deleted 20-Terminal LCC and 12-Pin TO-8	Universal
Changed NC Pin to NIC Pin Throughout	1
Changes to Features, General Description, Connection Diagrams, and Product Highlights Sections	1
Changes to Table 1	3
Changes to Table 2, Thermal Characteristics Section, Table 3, and Figure 3	4
Changes to Figure 11, Figure 13, Figure 14, and Figure 15	6

Changes to Figure 18	7
Changes to Figure 22 Caption, Figure 23 Caption, Figure 24, and Figure 27	8
Changes to Figure 28	9
Changes to Using a Heat Sink Section and Figure 32	10
Changes to Figure 34	11
Updated Outline Dimensions	12
Added Ordering Guide	13

3/00—Rev. D to Rev. E

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS— ± 15 V OPERATION

$T_A = 25^\circ\text{C}$, unless otherwise specified. All minimum and maximum specifications are guaranteed. Specifications shown in **boldface** are tested on all production units.

Table 1.

Parameter	Test Conditions/ Comments	AD842JN/AD842JQ/AD842JR ¹			AD842KN/AD842KQ			AD842SQ			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
INPUT OFFSET VOLTAGE ²	$T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	0.5	1.5	2.5/2.5/3	0.3	1.0	1.5	0.5	1.5	3.5	mV	
Offset Drift		14			14			14			$\mu\text{V}/^\circ\text{C}$	
INPUT BIAS CURRENT	$T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	4.2	8	10	3.5	5	6	4.2	8	12	μA	
Input Offset Current	$T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	0.1	0.4	0.5	0.05	0.2	0.3	0.1	0.4	0.6	μA	
INPUT CHARACTERISTICS	Differential mode	100			100			100			k Ω	
Input Resistance		2.0			2.0			2.0			pF	
INPUT VOLTAGE RANGE											V	
Common Mode	$V_{\text{CM}} = \pm 10 \text{ V}$	±10			±10			±10			dB	
Common-Mode Rejection	$T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	86	115		90	115		86	115		dB	
80					86			80				
INPUT VOLTAGE NOISE	$f = 1 \text{ kHz}$	9			9			9			nV/ $\sqrt{\text{Hz}}$	
Wideband Noise	10 Hz to 10 MHz	28			28			28			$\mu\text{V rms}$	
OPEN-LOOP GAIN	$V_{\text{OUT}} = \pm 10 \text{ V}$ $R_{\text{LOAD}} \geq 499 \Omega$ $T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	40/40/30	90		50	90		40	90		V/mV	
		20/20/15			25			20			V/mV	
OUTPUT CHARACTERISTICS												
Voltage	$R_{\text{LOAD}} \geq 499 \Omega$	±10			±10			±10			V	
Current	$V_{\text{OUT}} = \pm 10 \text{ V}$	100			100			100			mA	
	Open loop		5				5			5	Ω	
FREQUENCY RESPONSE												
Gain Bandwidth Product	$V_{\text{OUT}} = 90 \text{ mV}$, $A_{\text{VCL}} = 2$	80			80			80			MHz	
Full Power Bandwidth ³	$V_{\text{OUT}} = 20 \text{ V p-p}$, $R_{\text{LOAD}} \geq 499 \Omega$	4.7	6		4.7	6		4.7	6		MHz	
Rise Time	$A_{\text{VCL}} = -2$	10			10			10			ns	
Overshoot	$A_{\text{VCL}} = -2$	20			20			20			%	
Slew Rate	$A_{\text{VCL}} = -2$	300	375		300	375		300	375		V/ μs	
Settling Time ⁴	10 V step											
To 0.1%		80			80			80			ns	
To 0.01%		100			100			100			ns	
Differential Gain	$f = 4.4 \text{ MHz}$	0.015			0.015			0.015			%	
Differential Phase	$f = 4.4 \text{ MHz}$	0.035			0.035			0.035			Degree	
POWER SUPPLY												
Rated Performance			±15				±15			±15	V	
Operating Range		±5		±18			±5	±18		±5	V	
Quiescent Current			13/13/14	14/14/16			13	14		13	14	mA
				16/16/19.5				16			19	mA
Power Supply Rejection Ratio	$T_{\text{MIN}} \text{ to } T_{\text{MAX}}$ $\pm V_s = \pm 5 \text{ V to } \pm 18 \text{ V}$ $T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	86	100		90	105		86	100		80	dB
		80			86			80				

¹ AD842JR specifications differ from those of the AD842JN and AD842JQ due to the thermal characteristics of the SOIC package.

² Input offset voltage specifications are guaranteed after 5 minutes at $T_A = 25^\circ\text{C}$.

³ Full power bandwidth = slew rate/2 π V peak.

⁴ Refer to Figure 29 and Figure 30.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Internal Power Dissipation ¹	
PDIP (N-14), SOIC_W (RW-16)	1.3 W
CERDIP (Q-14)	1.1 W
Input Voltage	$\pm V_s$
Differential Input Voltage	$\pm 6\text{ V}$
Operating Temperature Range	
CERDIP (Q-14, AD842SQ Only)	-55°C to +125°C
PDIP (N-14), SOIC_W (RW-16), CERDIP (Q-14, AD842JQ and AD842KQ Only)	0°C to 70°C
Storage Temperature Range	
CERDIP (Q-14, All Models)	-65°C to +150°C
PDIP (N-14), SOIC_W (RW-16)	-65°C to +125°C
Junction Temperature	175°C
Lead Temperature (Soldering 60 sec)	300°C

¹ Maximum internal power dissipation is specified so that T_j does not exceed 150°C at an ambient temperature of 25°C.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

Table 3.


Package	θ_{JC}	θ_{JA}	θ_{SA}	Unit
14-Lead PDIP	30	100		°C/W
14-Lead CERDIP	30	110	38	°C/W
16-Lead SOIC_W	30	100		°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

METALIZATION PHOTOGRAPH



09477-003

Figure 3. Contact Factory for Latest Dimensions,
Dimensions Shown in Inches and (Millimeters)

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$ and $V_S = \pm 15$ V, unless otherwise noted.




Figure 4. Input Common-Mode Range vs. Supply Voltage




Figure 7. Quiescent Current vs. Supply Voltage




Figure 5. Output Voltage Swing vs. Supply Voltage




Figure 8. Input Bias Current vs. Temperature




Figure 6. Output Voltage Swing vs. Load Resistance







Figure 9. Output Impedance vs. Frequency




09477-010




09477-011




09477-012



09477-013



09477-014



09477-015




Figure 16. Common-Mode Rejection vs. Frequency




Figure 19. Harmonic Distortion vs. Frequency




Figure 17. Large Signal Frequency Response




Figure 20. Input Voltage vs. Frequency




Figure 18. Output Swing vs. Settling Time










Figure 21. Slew Rate vs. Temperature



THEORY OF OPERATION

OFFSET NULLING

The input offset voltage of the AD842 is very low for a high speed op amp, but if additional nulling is required, the circuit shown in Figure 28 can be used.

SETTLING TIME

Figure 29 and Figure 31 show the settling performance of the AD842 in the test circuit shown in Figure 30.

Settling time is the interval of time from the application of an ideal step function input until the closed-loop amplifier output enters and remains within a specified error band.

This definition encompasses the major components that comprise settling time. They include the following:

- Propagation delay through the amplifier.
 - Slew rate to approach the final output value.
 - Time of recovery from the overload associated with slew rate.
 - Linear settling to within the specified error band.

Expressed in these terms, the measurement of settling time must be accurate to assure the user that the amplifier is worth consideration for the application.




Figure 28. Offset Nulling (PDIP)




Figure 29. 0.01% Settling Time

Figure 30 shows how measurement of the AD842 0.01% settling in 100 ns is accomplished by amplifying the error signal from a false summing junction with a very high speed proprietary hybrid error amplifier specially designed to enable testing of small settling errors. Under test, the device drives a $300\ \Omega$ load. The input to the error amp is clamped to avoid possible problems associated with the overdrive recovery of the oscilloscope input amplifier. The error amp gains the error from the false summing junction by 15, and it contains a gain vernier to fine trim the gain.

Figure 31 shows the long-term stability of the settling characteristics of the AD842 output after a 10 V step. There is no evidence of settling tails after the initial transient recovery time. The use of a junction isolated process, together with careful layout, avoids these problems by minimizing the effects of transistor isolation capacitance discharge and thermally induced shifts in circuit operating points. These problems do not occur even under high output current conditions.




Figure 30. Settling Time Test Circuit (PDIP)

GROUNDING AND BYPASSING

In designing practical circuits with the AD842, the user must take some special precautions whenever high frequencies are involved.




Figure 31. AD842 Settling Demonstrating No Settling Tails

Circuits must be built with short interconnect leads. Use large ground planes whenever possible to provide a low resistance, low inductance circuit path; this also minimizes the effects of high frequency coupling. Avoid sockets because the increased interlead capacitance can degrade bandwidth.

Use feedback resistors of low enough value to ensure that the time constant formed with the circuit capacitances does not limit the amplifier performance. Resistor values of less than 5 kΩ are recommended. If a larger resistor must be used, a small (<10 pF) feedback capacitor connected in parallel with the feedback resistor, R_F , can be used to compensate for these stray capacitances and to optimize the dynamic performance of the amplifier in the particular application.

Bypass power supply leads to ground as close as possible to the amplifier pins. A 2.2 μF capacitor in parallel with a 0.1 μF ceramic disk capacitor is recommended.

CAPACITIVE LOAD DRIVING ABILITY

Like all wideband amplifiers, the AD842 is sensitive to capacitive loading. The AD842 is designed to drive capacitive loads of up to 20 pF without degradation of its rated performance. Capacitive loads of greater than 20 pF decrease

the dynamic performance of the device, although instability does not occur unless the load exceeds 100 pF.

USING A HEAT SINK

The AD842 draws less quiescent power than most precision high speed amplifiers and is specified for operation without a heat sink. However, when driving low impedance loads, the current to the load can be 10 times the quiescent current. This creates a noticeable temperature rise. Use of a small heat sink improves performance.

TERMINATED LINE DRIVER

The AD842 is optimized for high speed line driver applications. Figure 32 shows the AD842 driving a doubly terminated cable in a gain-of-2 follower configuration. The AD842 maintains a typical slew rate of 375 V/μs, which means it can drive a ±10 V, 6.0 MHz signal, or a ±3 V, 19.9 MHz signal.

The termination resistor, R_T , minimizes reflections from the far end of the cable when equal to the characteristic impedance of the cable. A back-termination resistor (R_{BT} , also equal to the characteristic impedance of the cable) can be placed between the AD842 output and the cable to damp any stray signals caused by a mismatch between R_T and the characteristic impedance of the cable. This configuration results in a cleaner signal. With this circuit, the voltage on the line equals V_{IN} because one half of V_{OUT} is dropped across R_{BT} .

The AD842 has a 100 mA minimum output current and, therefore, can drive ±5 V into a 50 Ω cable.

Choose the feedback resistors, R_1 and R_2 , carefully. Large value resistors are desirable to limit the amount of current drawn from the amplifier output. Large resistors can cause amplifier instability because the parallel resistance of $R_1||R_2$ combines with the input capacitance (typically 2 pF to 5 pF) to create an additional pole. The voltage noise of the AD842 is equivalent to a 5 kΩ resistor; these large resistors can significantly increase the system noise. Resistor values of 1 kΩ or 2 kΩ are recommended.

If termination is not used, cables appear as capacitive loads and can be decoupled from the AD842 by a resistor in series with the output.




Figure 32. Line Driver Configuration (PDIP)

OVERDRIVE RECOVERY

Figure 33 shows the overdrive recovery capability of the AD842.

Typical recovery time is 80 ns from negative overdrive and 400 ns from positive overdrive.




Figure 33. Overdrive Recovery





Figure 34. Overdrive Recovery Test Circuit (PDIP)

09477-334

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-001

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.


070606-A

Figure 35. 14-Lead Plastic Dual In-Line Package [PDIP]
Narrow Body
(N-14)
Dimensions Shown in Inches and (Millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 36. 14-Lead Ceramic Dual In-Line Package [CERDIP]
(Q-14)
Dimensions Shown in Inches and (Millimeters)



COMPLIANT TO JEDEC STANDARDS MS-013-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

03-27-2007-8

Figure 37. 16-Lead Standard Small Outline Package [SOIC_W]

Wide Body

(RW-16)

Dimensions Shown in Inches and (Millimeters)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD842JNZ	0°C to 70°C	14-Lead Plastic Dual In-Line Package [PDIP]	N-14
AD842JQ	0°C to 70°C	14-Lead Ceramic Dual In-Line Package [CERDIP]	Q-14
AD842KQ	0°C to 70°C	14-Lead Ceramic Dual In-Line Package [CERDIP]	Q-14
AD842JR-16	0°C to 70°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
AD842JRZ-16	0°C to 70°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
AD842KNZ	0°C to 70°C	14-Lead Plastic Dual In-Line Package [PDIP]	N-14
AD842SCHIPS		Die	
AD842SQ	-55°C to +125°C	14-Lead Ceramic Dual In-Line Package [CERDIP]	Q-14

¹ Z = RoHS Compliant Part.

NOTES

NOTES

NOTES