

Table of Contents

1 Features	1	8.4 Device Functional Modes.....	24
2 Applications	1	9 Application and Implementation	29
3 Description	1	9.1 Application Information.....	29
4 Revision History	2	9.2 Typical Application.....	29
5 Pin Configuration and Functions	3	9.3 Application Curves.....	33
6 Specifications	4	10 Power Supply Recommendations	34
6.1 Absolute Maximum Ratings.....	4	11 Layout	34
6.2 ESD Ratings.....	4	11.1 Layout Guidelines.....	34
6.3 Recommended Operating Conditions.....	4	11.2 Layout Example.....	35
6.4 Thermal Information.....	5	12 Device and Documentation Support	36
6.5 Electrical Characteristics.....	5	12.1 Documentation Support.....	36
6.6 Switching Characteristics.....	8	12.2 Receiving Notification of Documentation Updates.....	36
6.7 Typical Characteristics.....	9	12.3 Support Resources.....	36
7 Parameter Measurement Information	14	12.4 Trademarks.....	36
8 Detailed Description	15	12.5 Electrostatic Discharge Caution.....	36
8.1 Overview.....	15	12.6 Glossary.....	36
8.2 Functional Block Diagram.....	16	13 Mechanical, Packaging, and Orderable Information	36
8.3 Feature Description.....	16		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (July 2016) to Revision C (August 2020)	Page
• Updated the numbering format for tables, figures and cross-references throughout the document.....	1
• Added Note (2) to Absolute Maximum Ratings table.....	4
• Added Footnote to Recommended Operating Conditions table.....	4
• Added paragraph to Typical Application section for clarification.....	29
Changes from Revision A (October 2015) to Revision B (July 2016)	Page
• Changed maximum output current to 3.2 A.....	1
• Changed maximum output current in <i>Recommended Operating Conditions</i>	4
• Changed minimum current-set resistance in <i>Recommended Operating Conditions</i>	4
• Added a row to the CURRENT LIMIT section in <i>Electrical Characteristics</i>	5
• Added a row to the CABLE COMPENSATION section of <i>Electrical Characteristics</i>	5
• Added <i>Receiving Notification of Documentation Updates</i> section.....	36
Changes from Revision * (October 2015) to Revision A (October 2015)	Page
• Device status changed from PRE_PROD to PRODUCTION.....	1

5 Pin Configuration and Functions




Figure 5-1. RTE Package 16-Pin WQFN Top View

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
CS	4	O	Provide sink current proportional to output current. For cable compensation, connect to the feedback divider of the up-stream voltage regulator.
CTL1	6	I	Logic-level control inputs for controlling the charging mode and the signal switches; (see Table 8-2). These pins tie directly to IN or GND without a pullup or pulldown resistor.
CTL2	7	I	
CTL3	8	I	
DM_IN	11	I/O	D– data line to downstream connector
DM_OUT	2	I/O	D– data line to upstream USB host controller
DP_IN	10	I/O	D+ data line to downstream connector
DP_OUT	3	I/O	D+ data line to upstream USB host controller
EN	5	I	Logic-level control input for turning the power switch and the signal switches on/off. When EN is low, the device is disabled, the signal and power switches are OFF.
FAULT	13	O	Active-low open-drain output, asserted during overtemperature, overcurrent, and DP_IN and DM_IN overvoltage conditions. See Table 8-1 .
GND	14	—	Ground connection; should be connected externally to the thermal pad.
ILIM_HI	16	I	Connect external resistor to ground to set the high current-limit threshold.
ILIM_LO	15	I	Connect external resistor to ground to set the low current-limit threshold and the load-detection current threshold.
IN	1	PWR	Input supply voltage; connect a 0.1 μ F or greater ceramic capacitor from IN to GND as close to the IC as possible.
OUT	12	PWR	Power-switch output
STATUS	9	O	Active-low open-drain output, asserted when the load exceeds the load-detection threshold
Thermal pad	—	—	Thermal pad on bottom of package. The thermal pad is internally connected to GND and is used to heat-sink the device to the circuit board. Connect the thermal pad to the GND plane.

(1) I = Input, O = Output, I/O = Input and output, PWR = Power

6 Specifications

6.1 Absolute Maximum Ratings

Voltages are with respect to GND unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Voltage range	CS, CTL1, CTL2, CTL3, EN, FAULT, ILIM_HI, ILIM_LO, IN, OUT, STATUS	-0.3	7	V
	DM_IN, DM_OUT, DP_IN, DP_OUT	-0.3	5.7 ⁽²⁾	V
	IN to OUT	-7	7	V
Continuous current in SDP, CDP or client mode	DP_IN to DP_OUT or DM_IN to DM_OUT	-100	100	mA
Continuous current in BC1.2 DCP mode	DP_IN to DM_IN	-35	35	mA
Continuous output current	OUT	Internally limited		A
I _(SRC) Continuous output source current	ILIM_HI, ILIM_LO	Internally limited		A
I _(SNK) Continuous output sink current	FAULT, STATUS	25		mA
	CS	Internally limited		A
T _J Operating junction temperature		-40	Internally limited	°C
T _{stg} Storage temperature		-65	150	°C

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- If there is any risk for VBUS, DM_IN, DP_IN pins see voltage stresses beyond those listed under Absolute Maximum Ratings, for example, shorting to Car battery, please check [TPS25840-Q1](#) and [TPS254900A-Q1](#) with higher absolute maximum ratings

6.2 ESD Ratings

		VALUE	UNIT	
V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2,000 ⁽²⁾	V	
	Charged-device model (CDM), per AEC Q100-011	±750 ⁽³⁾		
	IEC ⁽⁴⁾	IEC61000-4-2 contact discharge, DP_IN and DM_IN		±8,000
		IEC61000-4-2 air di scharge, DP_IN and DM_IN		±15,000

- AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- The passing level per AEC-Q100 Classification H2.
- The passing level per AEC-Q100 Classification C5
- Surges per IEC61000-4-2, 1999 applied between DP_IN/DM_IN and output ground of the TPS2549Q1EVM-729 ([SLVUAK6](#)) evaluation module.

6.3 Recommended Operating Conditions

Voltages are with respect to GND unless otherwise noted.

		MIN	NOM	MAX	UNIT
V _(IN)	Supply voltage	4.5		6.5	V
	Input voltage	0		6.5	V
				3.6	V
I _(OUT)	Output continuous current			3.2 ⁽¹⁾	A
	Continuous current in SDP, CDP or client mode	-30		30	mA
	Continuous current in BC1.2 DCP mode	-15		15	mA
	Continuous output sink current			10	mA
R _(ILIM_xx)	Current limit-set resistors	10.4		1000	kΩ
T _J	Operating junction temperature	-40		125	°C

- Operating at output continuous current greater than 3.2A is possible, however lifetime will be degraded.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS2549-Q1	UNIT
		RTE (WQFN)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	44.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	53.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	17.6	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1	°C/W
ψ _{JB}	Junction-to-board characterization parameter	17.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	4.1	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

Unless otherwise noted, $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ and $4.5\text{ V} \leq V_{(IN)} \leq 6.5\text{ V}$, $V_{(EN)} = V_{(IN)}$, $V_{(CTL1)} = V_{(CTL2)} = V_{(CTL3)} = V_{(IN)}$. $R_{(FAULT)} = R_{(STATUS)} = 10\text{ k}\Omega$, $R_{(ILIM_HI)} = 19.1\text{ k}\Omega$, $R_{(ILIM_LO)} = 80.6\text{ k}\Omega$. Positive currents are into pins. Typical values are at 25°C . All voltages are with respect to GND.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUT – POWER SWITCH						
r _{DS(on)}	On-resistance ⁽¹⁾	T _J = 25°C	47	57	mΩ	
		-40°C ≤ T _J ≤ 85°C	47	72		
		-40°C ≤ T _J ≤ 125°C	47	80		
I _{lkG(OUT)}	Reverse leakage current on OUT pin	V _{OUT} = 6.5 V, V _{IN} = V _{EN} = 0 V, -40°C ≤ T _J ≤ 85°C, measure I _(OUT)		2	μA	
OUT - DISCHARGE						
R _(DCHG)	OUT discharge resistance	400	500	630	Ω	
EN, CTL1, CTL2, CTL3 INPUTS						
	Input pin rising logic threshold voltage	1	1.35	2	V	
	Input pin falling logic threshold voltage	0.85	1.15	1.65	V	
	Hysteresis ⁽²⁾		200		mV	
	Input current	Pin voltage = 0 V or 6.5 V		-1	1 μA	
CURRENT LIMIT						
I _{OS}	OUT short-circuit current limit	R _(ILIM_LO) = 210 kΩ	205	255	305	mA
		R _(ILIM_LO) = 80.6 kΩ	600	660	720	
		R _(ILIM_LO) = 23.2 kΩ	2145	2300	2455	
		R _(ILIM_HI) = 20 kΩ	2500	2670	2840	
		R _(ILIM_HI) = 19.1 kΩ	2620	2800	2975	
		R _(ILIM_HI) = 15.4 kΩ	3255	3470	3685	
		R _(ILIM_HI) = 14.7 kΩ	3411	3637	3862	
		R _(ILIM_HI) = 12.9 kΩ	3920	4175	4435	
		R _(ILIM_HI) = 10.4 kΩ	4830	5145	5460	
	R _(ILIM_HI) shorted to GND	5500	7000	8000		

Unless otherwise noted, $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ and $4.5\text{ V} \leq V_{(\text{IN})} \leq 6.5\text{ V}$, $V_{(\text{EN})} = V_{(\text{IN})}$, $V_{(\text{CTL}1)} = V_{(\text{CTL}2)} = V_{(\text{CTL}3)} = V_{(\text{IN})}$.
 $R_{(\text{FAULT})} = R_{(\text{STATUS})} = 10\text{ k}\Omega$, $R_{(\text{ILIM_HI})} = 19.1\text{ k}\Omega$, $R_{(\text{ILIM_LO})} = 80.6\text{ k}\Omega$. Positive currents are into pins. Typical values are at 25°C . All voltages are with respect to GND.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
$I_{(\text{IN_OFF})}$	Disabled IN supply current	$V_{(\text{EN})} = 0\text{ V}$, $V_{(\text{OUT})} = 0\text{ V}$, $-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$		0.1	5	μA
$I_{(\text{IN_ON})}$	Enabled IN supply current	$V_{(\text{CTL}1)} = V_{(\text{CTL}2)} = V_{(\text{CTL}3)} = V_{(\text{IN})}$		220	300	μA
		$V_{(\text{CTL}1)} = V_{(\text{CTL}2)} = 0\text{ V}$, $V_{(\text{CTL}3)} = V_{(\text{IN})}$		226	300	
		$V_{(\text{CTL}2)} = V_{(\text{IN})}$, $V_{(\text{CTL}1)} = V_{(\text{CTL}3)} = 0\text{ V}$		150	220	
		$V_{(\text{CTL}1)} = V_{(\text{IN})}$, $V_{(\text{CTL}2)} = V_{(\text{CTL}3)} = 0\text{ V}$		115	190	
UNDERVOLTAGE LOCKOUT, IN						
$V_{(\text{UVLO})}$	IN rising UVLO threshold voltage		3.9	4.1	4.3	V
	Hysteresis ⁽³⁾	$T_J = 25^{\circ}\text{C}$		100		mV
FAULT						
	Output low voltage	$I_{(\text{FAULT})} = 1\text{ mA}$			100	mV
	Off-state leakage	$V_{(\text{FAULT})} = 6.5\text{ V}$			2	μA
STATUS						
	Output low voltage	$I_{(\text{STATUS})} = 1\text{ mA}$			100	mV
	Off-state leakage	$V_{(\text{STATUS})} = 6.5\text{ V}$			2	μA
THERMAL SHUTDOWN						
$T_{(\text{OTSD}2)}$	Thermal shutdown threshold		155			$^{\circ}\text{C}$
$T_{(\text{OTSD}1)}$	Thermal shutdown threshold in current-limit		135			$^{\circ}\text{C}$
	Hysteresis ⁽³⁾			20		$^{\circ}\text{C}$
LOAD DETECT ($V_{(\text{CTL}1)} = V_{(\text{CTL}2)} = V_{(\text{CTL}3)} = V_{(\text{IN})}$)						
$I_{(\text{LD})}$	I_{OUT} load detection threshold	$R_{(\text{ILIM_LO})} = 80.6\text{ k}\Omega$, rising load current	630	700	770	mA
	Hysteresis ⁽³⁾			50		mA
DP_IN AND DM_IN SHORT-TO-V_{BUS} PROTECTION						
$V_{(\text{OV})}$	Overvoltage protection trip threshold	DP_IN and DM_IN rising	3.7	3.9	4.15	V
	Hysteresis ⁽³⁾			100		mV
$R_{(\text{DCHG_Data})}$	Discharge resistance after OVP	$V_{(\text{DP_IN})} = V_{(\text{DM_IN})} = 5\text{ V}$	160	210	240	k Ω
CABLE COMPENSATION						
$I_{(\text{CS})}$	Sink current	Load = 3.2 A, $2.5\text{ V} \leq V_{(\text{CS})} \leq 6.5\text{ V}$	228	240	252	μA
		Load = 3 A, $2.5\text{ V} \leq V_{(\text{CS})} \leq 6.5\text{ V}$	214	225	236	
		Load = 2.4 A, $2.5\text{ V} \leq V_{(\text{CS})} \leq 6.5\text{ V}$	171	180	189	
		Load = 2.1 A, $2.5\text{ V} \leq V_{(\text{CS})} \leq 6.5\text{ V}$	149	158	166	
		Load = 1 A, $2.5\text{ V} \leq V_{(\text{CS})} \leq 6.5\text{ V}$	70	75	80	

Unless otherwise noted, $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ and $4.5\text{ V} \leq V_{(\text{IN})} \leq 6.5\text{ V}$, $V_{(\text{EN})} = V_{(\text{IN})}$, $V_{(\text{CTL1})} = V_{(\text{CTL2})} = V_{(\text{CTL3})} = V_{(\text{IN})}$. $R_{(\text{FAULT})} = R_{(\text{STATUS})} = 10\text{ k}\Omega$, $R_{(\text{ILIM_HI})} = 19.1\text{ k}\Omega$, $R_{(\text{ILIM_LO})} = 80.6\text{ k}\Omega$. Positive currents are into pins. Typical values are at 25°C . All voltages are with respect to GND.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH-BANDWIDTH ANALOG SWITCH						
$R_{(\text{HS_ON})}$	DP and DM switch on-resistance	$V_{(\text{DP_OUT})} = V_{(\text{DM_OUT})} = 0\text{ V}$, $I_{(\text{DP_IN})} = I_{(\text{DM_IN})} = 30\text{ mA}$		2	4	Ω
		$V_{(\text{DP_OUT})} = V_{(\text{DM_OUT})} = 2.4\text{ V}$, $I_{(\text{DP_IN})} = I_{(\text{DM_IN})} = -15\text{ mA}$		2.9	6	
$ \Delta R_{(\text{HS_ON})} $	Switch resistance mismatch between DP and DM channels	$V_{(\text{DP_OUT})} = V_{(\text{DM_OUT})} = 0\text{ V}$, $I_{(\text{DP_IN})} = I_{(\text{DM_IN})} = 30\text{ mA}$		0.05	0.15	Ω
		$V_{(\text{DP_OUT})} = V_{(\text{DM_OUT})} = 2.4\text{ V}$, $I_{(\text{DP_IN})} = I_{(\text{DM_IN})} = -15\text{ mA}$		0.05	0.15	
$C_{(\text{IO_OFF})}$	DP/DM switch off-state capacitance ⁽⁴⁾	$V_{\text{EN}} = 0\text{ V}$, $V_{(\text{DP_IN})} = V_{(\text{DM_IN})} = 0.3\text{ V}$, $V_{\text{ac}} = 0.03\text{ V}_{\text{PP}}$, $f = 1\text{ MHz}$		6.7		pF
$C_{(\text{IO_ON})}$	DP/DM switch on-state capacitance ⁽⁴⁾	$V_{(\text{DP_IN})} = V_{(\text{DM_IN})} = 0.3\text{ V}$, $V_{\text{ac}} = 0.03\text{ V}_{\text{PP}}$, $f = 1\text{ MHz}$		10		pF
	Off-state isolation ⁽⁴⁾	$V_{\text{EN}} = 0\text{ V}$, $f = 250\text{ MHz}$		27		dB
	On-state cross-channel isolation ⁽⁴⁾	$f = 250\text{ MHz}$		23		dB
$I_{\text{lkG}(\text{OFF})}$	Off-state leakage current, DP_OUT and DM_OUT	$V_{\text{EN}} = 0\text{ V}$, $V_{(\text{DP_IN})} = V_{(\text{DM_IN})} = 3.6\text{ V}$, $V_{(\text{DP_OUT})} = V_{(\text{DM_OUT})} = 0\text{ V}$		0.1	1.5	μA
BW	Bandwidth (-3 dB) ⁽⁴⁾	$R_{(\text{L})} = 50\text{ }\Omega$		925		MHz
CHARGING DOWNSTREAM PORT DETECT						
$V_{(\text{DM_SRC})}$	DM_IN CDP output voltage	$V_{(\text{DP_IN})} = 0.6\text{ V}$, $-250\text{ }\mu\text{A} < I_{(\text{DM_IN})} < 0\text{ }\mu\text{A}$	0.5	0.6	0.7	V
$V_{(\text{DAT_REF})}$	DP_IN rising lower window threshold for $V_{\text{DM_SRC}}$ activation		0.36		0.4	V
	Hysteresis ⁽⁴⁾			50		mV
$V_{(\text{LGC_SRC})}$	DP_IN rising upper window threshold for $V_{\text{DM_SRC}}$ de-activation		0.8		0.88	V
$V_{(\text{LGC_SRC_HYS})}$	Hysteresis ⁽⁴⁾			100		mV
$I_{(\text{DP_SINK})}$	DP_IN sink current	$V_{(\text{DP_IN})} = 0.6\text{ V}$	40	75	100	μA
BC1.2 DCP MODE						
$R_{(\text{DPM_SHORT})}$	DP_IN and DM_IN shorting resistance			125	200	Ω
DIVIDER3 MODE						
$V_{(\text{DP_DIV3})}$	DP_IN output voltage		2.57	2.7	2.84	V
$V_{(\text{DM_DIV3})}$	DM_IN output voltage		2.57	2.7	2.84	V
$R_{(\text{DP_DIV3})}$	DP_IN output impedance	$I_{(\text{DP_IN})} = -5\text{ }\mu\text{A}$	24	30	36	k Ω
$R_{(\text{DM_DIV3})}$	DM_IN output impedance	$I_{(\text{DM_IN})} = -5\text{ }\mu\text{A}$	24	30	36	k Ω
1.2-V MODE						
$V_{(\text{DP_1.2V})}$	DP_IN output voltage		1.12	1.2	1.26	V
$V_{(\text{DM_1.2V})}$	DM_IN output voltage		1.12	1.2	1.26	V
$R_{(\text{DP_1.2V})}$	DP_IN output impedance	$I_{(\text{DP_IN})} = -5\text{ }\mu\text{A}$	84	100	126	k Ω
$R_{(\text{DM_1.2V})}$	DM_IN output impedance	$I_{(\text{DM_IN})} = -5\text{ }\mu\text{A}$	84	100	126	k Ω

- (1) Pulse-testing techniques maintain junction temperature close to ambient temperature. Thermal effects must be taken into account separately.
- (2) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.
- (3) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

- (4) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

6.6 Switching Characteristics

Unless otherwise noted $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ and $4.5\text{ V} \leq V_{(\text{IN})} \leq 6.5\text{ V}$, $V_{(\text{EN})} = V_{(\text{IN})}$, $V_{(\text{CTL1})} = V_{(\text{CTL2})} = V_{(\text{CTL3})} = V_{(\text{IN})}$. $R_{(\text{FAULT})} = R_{(\text{STATUS})} = 10\text{ k}\Omega$, $R_{(\text{ILIM_HI})} = 19.1\text{ k}\Omega$, $R_{(\text{ILIM_LO})} = 80.6\text{ k}\Omega$. Positive current is into pins. Typical value is at 25°C . All voltages are with respect to GND.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_r	OUT voltage rise time	$V_{(\text{IN})} = 5\text{ V}$, $C_{(\text{L})} = 1\text{ }\mu\text{F}$, $R_{(\text{L})} = 100\text{ }\Omega$ (see Figure 7-1 and Figure 7-2)	0.7	1.14	2	ms
t_f	OUT voltage fall time		0.2	0.35	0.6	ms
t_{on}	OUT voltage turnon time	$V_{(\text{IN})} = 5\text{ V}$, $C_{(\text{L})} = 1\text{ }\mu\text{F}$, $R_{(\text{L})} = 100\text{ }\Omega$ (see Figure 7-1 and Figure 7-4)		4.15	6	ms
t_{off}	OUT voltage turnoff time			1.8	3	ms
$t_{(\text{DCHG_L})}$	Long OUT discharge hold time (SDP, CDP, or client mode to DCP_Auto)	Time $V_{(\text{OUT})} < 0.7\text{ V}$ (see Figure 7-3)	1.1	2	2.9	s
$t_{(\text{DCHG_S})}$	Short OUT discharge hold time (DCP_Auto to SDP, CDP, or client mode)	Time $V_{(\text{OUT})} < 0.7\text{ V}$ (see Figure 7-3)	186	320	450	ms
$t_{(\text{IOS})}$	OUT short-circuit response time ⁽¹⁾	$V_{(\text{IN})} = 5\text{ V}$, $R_{(\text{SHORT})} = 50\text{ m}\Omega$ (see Figure 6-25)		2		μs
$t_{(\text{OC_OUT_FAULT})}$	OUT FAULT deglitch time	Bidirectional deglitch applicable to current limit condition only (no deglitch assertion for OTSD)	5.5	8	11.5	ms
t_{pd}	Analog switch propagation delay ⁽¹⁾	$V_{(\text{IN})} = 5\text{ V}$		0.14		ns
$t_{(\text{SK})}$	Analog switch skew between opposite transitions of the same port ($t_{\text{PHL}} - t_{\text{PLH}}$) ⁽¹⁾	$V_{(\text{IN})} = 5\text{ V}$		0.02		ns
$t_{(\text{LD_SET})}$	Load-detect set time	$V_{(\text{IN})} = 5\text{ V}$ (See Figure 6-27)	120	210	280	ms
$t_{(\text{LD_RESET})}$	Load-detect reset time	$V_{(\text{IN})} = 5\text{ V}$ (See Figure 6-28)	1.8	3	4.2	s
$t_{(\text{OV_D})}$	DP_IN and DM_IN over-voltage protection response time	$V_{(\text{OUT})} = 5\text{ V}$ (See Figure 6-29)		2		μs
$t_{(\text{OV_D_FAULT})}$	DP_IN and DM_IN FAULT deglitch time	$V_{(\text{OUT})} = 5\text{ V}$ (See Figure 6-30)	11	16	23	ms

- (1) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

6.7 Typical Characteristics




Figure 6-1. Power Switch On-Resistance vs Temperature




Figure 6-2. Reverse Leakage Current vs Temperature




Figure 6-3. OUT Discharge Resistance vs Temperature




Figure 6-4. OUT Short-Circuit Current Limit vs Temperature




Figure 6-5. Disabled IN Supply Current vs Temperature




Figure 6-6. Enabled IN Supply Current – CDP (111) vs Temperature




Figure 6-7. Enabled IN Supply Current – DCP_Auto (001) vs Temperature




Figure 6-8. Enabled IN Supply Current – SDP (010) vs Temperature




Figure 6-9. Enabled IN Supply Current – Client Mode (100) vs Temperature




Figure 6-10. I_{OUT} Rising Load-Detect Threshold and OUT Short-Circuit Current Limit vs Temperature




Figure 6-11. DP_IN Overvoltage Protection Threshold vs Temperature




Figure 6-12. DM_IN Overvoltage Protection Threshold vs Temperature




Figure 6-13. I_{CS} vs Temperature




Figure 6-14. I_{CS} vs V_{CS} Voltage




Figure 6-15. Data Transmission Characteristics vs Frequency




Figure 6-16. Off-State Data-Switch Isolation vs Frequency




Figure 6-17. On-State Cross-Channel Isolation vs Frequency




Figure 6-18. Eye Diagram Using USB Compliance Test Pattern, Bypassing the TPS2549-Q1 Data Switch




Figure 6-19. Eye Diagram Using USB Compliance Test Pattern, Through the TPS2549-Q1 Data Switch




Figure 6-20. Turnon Response




Figure 6-21. Turnoff Response




Figure 6-22. Enable Into Short




Figure 6-23. Enable Into Short – Thermal Cycling




Figure 6-24. Short-Circuit to Full-Load Recovery




Figure 6-25. Hot-Short Response Time




Figure 6-26. Hot Short




Figure 6-27. Load-Detection Set Time




Figure 6-28. Load Detection Reset Time











Figure 6-29. DM_IN Short to V_{BUS} Response Time



7 Parameter Measurement Information



8 Detailed Description

8.1 Overview

The TPS2549-Q1 device is a USB charging controller and power switch which integrates D+ and D– short to V_{BUS} protection, cable compensation and IEC ESD protection, and is suitable for automotive USB charging and USB port-protection applications.


The TPS2549-Q1 device integrates a current-limited, power-distribution switch using N-channel MOSFETs for applications where short circuits or heavy capacitive loads can be encountered. The device allows the user to program the current-limit threshold via an external resistor. The device enters constant-current mode when the load exceeds the current limit threshold.

The TPS2549-Q1 device also integrates CDP mode, defined in the BC1.2 specification, to enable up to 1.5-A fast charging of most of portable devices, meanwhile supporting data communication. In addition, the device integrates the DCP-auto feature to enable fast-charging of most portable devices including pads, tablets, and smart phones.

The TPS2549-Q1 device integrates a cable compensation (CS) feature to compensate the voltage drop in long cables and keep the remote USB port output voltage constant.

Additionally, the device integrates an IEC ESD cell to provide ESD protection up to ± 8 kV (contact discharge) and ± 15 kV (air discharge) per IEC 61000-4-2 on DP_IN and DM_IN, and integrates short-to- V_{BUS} overvoltage protection on DP_IN and DM_IN to protect the upstream USB transceiver.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 FAULT Response

The device features an active-low, open-drain fault output. $\overline{\text{FAULT}}$ goes low when there is a fault condition. Fault detection includes overtemperature, overcurrent, or DP_IN, DM_IN overvoltage. Connect a 10-kΩ pullup resistor from $\overline{\text{FAULT}}$ to IN.

Table 8-1 summarizes the conditions that generate a fault and actions taken by the device.

Table 8-1. Fault Conditions

EVENT	CONDITION	ACTION
Overcurrent on $V_{(OUT)}$	$I_{(OUT)} > I_{OS}$	The device regulates switch current at I_{OS} until thermal cycling occurs. The fault indicator asserts and de-asserts with an 8-ms deglitch (The device does not assert FAULT on overcurrent in SDP1 and DCP1 modes).
Overvoltage on the data lines	DP_IN or DM_IN > 3.9 V	The device immediately shuts off the USB data switches. The fault indicator asserts with a 16-ms deglitch, and de-asserts without deglitch.
Overtemperature	$T_J > OTSD2$ in non-current-limited or $T_J > OTSD1$ in current-limited mode.	The device immediately shuts off the internal power switch and the USB data switches. The fault indicator asserts immediately when the junction temperature exceeds OTSD2 or OTSD1 while in a current-limiting condition. The device has a thermal hysteresis of 20°C.

8.3.2 Cable Compensation

When a load draws current through a long or thin wire, there is an IR drop that reduces the voltage delivered to the load. In the vehicle from the voltage regulator 5-V output to the VPD_IN (input voltage of portable device), the total resistance of power switch $r_{DS(on)}$ and cable resistance causes an IR drop at the PD input. So the charging current of most portable devices is less than their expected maximum charging current.




Figure 8-1. Voltage Drop

TPS2549-Q1 device detects the load current and generates a proportional sink current that can be used to adjust output voltage of the upstream regulator to compensate the IR drop in the charging path. The gain $G_{(CS)}$ of the sink current proportional to load current is 75 $\mu A/A$.




Figure 8-2. Cable Compensation Equivalent Circuit

8.3.2.1 Design Procedure

To start the procedure, the total resistance, including power switch $r_{DS(on)}$ and wire resistance $R_{(WIRE)}$, must be known.

1. Choose $R_{(G)}$ following the voltage-regulator feedback resistor-divider design guideline.
2. Calculate $R_{(FA)}$ according to Equation 1.

$$R_{FA} = (r_{DS(on)} + R_{(WIRE)}) / G_{(CS)} \quad (1)$$

3. Calculate $R_{(FB)}$ according to Equation 2.

$$R_{(FB)} = \frac{V_{(OUT)}}{V_{(FB)} / R_{(G)}} - R_{(G)} - R_{(FA)} \quad (2)$$

4. $C_{(COMP)}$ in parallel with $R_{(FA)}$ is needed to stabilize $V_{(OUT)}$ when $C_{(OUT)}$ is large. Start with $C_{(COMP)} \geq 3 \times G_{(CS)} \times C_{(OUT)}$, then adjust $C_{(COMP)}$ to optimize the load transient of the voltage regulator output. $V_{(OUT)}$ stability should always be verified in the end application circuit.

8.3.3 D+ and D– Protection

D+ and D– protection consists of ESD and OVP (overvoltage protection). The DP_IN and DM_IN pins integrate an IEC ESD cell to provide ESD protection up to ± 15 kV air discharge and ± 8 kV contact discharge per IEC 61000-4-2 (See the [ESD Ratings](#) section for test conditions). Overvoltage protection (OVP) is provided for short-to- V_{BUS} conditions in the vehicle harness to prevent damaging the upstream USB transceiver. Short-to-GND protection for D+ and D– is provided by the upstream USB transceiver.

The ESD stress seen at DP_IN and DM_IN is impacted by many external factors like the parasitic resistance and inductance between ESD test points and the DP_IN and DM_IN pins. For air discharge, the temperature and humidity of the environment can cause some difference, so the IEC performance should always be verified in the end-application circuit.

8.3.4 Output and D+ or D– Discharge

To allow a charging port to renegotiate current with a portable device, the TPS2549-Q1 device uses the OUT discharge function. This function turns off the power switch while discharging OUT with a 500- Ω resistance, then turns the power switches back on to reassert the OUT voltage.

For DP_IN and DM_IN, when OVP is triggered, the device turns on an internal discharge path with 210- Ω resistance. On removal of OVP, this path can discharge the remnant charges to automatically turn on analog switch and turn off this discharge path, thus back into normal mode.

8.3.5 Port Power Management (PPM)

PPM is the intelligent and dynamic allocation of power. PPM is for systems that have multiple charging ports but cannot power them all simultaneously.

8.3.5.1 Benefits of PPM

The benefits of PPM include the following:

- Delivers better user experience
- Prevents overloading of system power supply
- Allows for dynamic power limits based on system state
- Allows every port to potentially be a high-power charging port
- Allows for smaller power-supply capacity because loading is controlled

8.3.5.2 PPM Details

All ports are allowed to broadcast high-current charging. The current-limit is based on ILIM_HI. The system monitors the $\overline{\text{STATUS}}$ pin to see when high-current loads are present. Once the allowed number of ports asserts $\overline{\text{STATUS}}$, the remaining ports are toggled to a non-charging port. The non-charging port current-limit is based on the ILIM_LO setting. The non-charging ports are automatically toggled back to charging ports when a charging port de-asserts $\overline{\text{STATUS}}$.

$\overline{\text{STATUS}}$ asserts in a charging port when the load current is above ILIM_LO + 40 mA for 210 ms (typical). $\overline{\text{STATUS}}$ de-asserts in a charging-port when the load current is below ILIM_LO – 10 mA for 3 seconds (typical).

8.3.5.3 Implementing PPM in a System With Two Charging Ports (CDP and SDP1)

Figure 8-3 shows the implementation of the two charging ports with data communication, each with a TPS2549-Q1 device and configured in CDP mode. In this example, the 5-V power supply for the two charging ports is rated at less than 3.5 A. Both TPS2549-Q1 devices have ILIM_LO of 1 A and ILIM_HI of 2.4 A. In this implementation, the system can support only one of the two ports at 2.4-A charging current, whereas the other port is set to SDP1 mode and $I_{(\text{LIMIT})}$ corresponds to 1 A. In SDP1 mode, $\overline{\text{FAULT}}$ does not assert for overcurrent.




Figure 8-3. PPM With CDP and SDP1

8.3.5.4 Implementing PPM in a System With Two Charging Ports (DCP and DCP1)

Figure 8-4 shows the implementation of the two charging-only ports, each with a TPS2549-Q1 device and configured in DCP mode. In this example, the 5-V power supply for the two charging ports is rated at less than 3.5 A. Both TPS2549-Q1 devices have ILIM_LO of 1 A and ILIM_HI of 2.4 A. In this implementation, the system can support only one of the two ports at 2.4-A charging current, whereas the other port is set to DCP1 mode and $I_{(LIMIT)}$ corresponds to 1 A. In DCP1 mode, \overline{FAULT} does not assert for overcurrent.




Figure 8-4. PPM With DCP and DCP1

8.3.6 CDP and SDP Auto Switch

The TPS2549-Q1 device is equipped with a CDP and SDP auto-switch feature to support some popular phones in the market. These popular phones do not comply with the BC1.2 specification because they fail to establish a data connection in CDP mode. These phones use primary detection (used to distinguish between an SDP and different types of charging ports) to only identify ports as SDP (data, no charge) or DCP (no data, charge). These phones do not recognize CDP (data, charge) ports. When connected to a CDP port, these phones classify the port as a DCP and only charge the battery. Because the charging ports are configured as CDP, users do not receive the expected data connection.




Figure 8-5. CDP and SDP Auto-Switch

To remedy this problem, the TPS2549-Q1 device employs a CDP and SDP auto-switch scheme to ensure these BC1.2 noncompliant phones establish data connection using the following steps.

1. The TPS2549-Q1 device determines when a noncompliant phone has wrongly classified a CDP port as a DCP port and has not made a data connection.
2. The TPS2549-Q1 device automatically completes an OUT (V_{BUS}) discharge and reconfigures the port as an SDP.
3. When reconfigured as an SDP, the phone detects a connection to an SDP and establishes a data connection.
4. The TPS2549-Q1 device then switches automatically back to a CDP without doing an OUT (V_{BUS}) discharge.
5. The phone continues to operate as if connected to an SDP because OUT (V_{BUS}) was not interrupted. The port is now ready in CDP if a new device is attached.

8.3.7 Overcurrent Protection

When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur. In the first condition, the output is shorted before the device enables or before the application of $V_{(IN)}$. The TPS2549-Q1 device senses the short and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents flow for 2 μ s (typical) before the current-limit circuit reacts. The device operates in constant-current mode after the current-limit circuit has responded. Complete shutdown occurs only if the fault is presented long enough to activate overtemperature protection. The device remains off until the junction temperature cools to approximately 20°C and then restarts. The device continues to cycle on and off until the overcurrent condition is removed.

8.3.8 Undervoltage Lockout

The undervoltage-lockout (UVLO) circuit disables the device until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted oscillations on the output due to input voltage drop from large current surges.

8.3.9 Thermal Sensing

Two independent thermal-sensing circuits protect the TPS2549-Q1 device if the temperature exceeds recommended operating conditions. These circuits monitor the operating temperature of the power-distribution switch and disable operation. The device operates in constant-current mode during an overcurrent condition, which increases the voltage drop across power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, so the junction temperature rises during an overcurrent condition. When the device is in a current-limiting condition, the first thermal sensor turns off the power switch when the die temperature exceeds OTSD1. If the device is not in a current-limiting condition, the second thermal sensor turns off the power switch when the die temperature exceeds OTSD2. Hysteresis is built into both thermal sensors, and the switch turns on after the device has cooled by approximately 20°C. The switch continues to cycle off

and then on until the fault is removed. The open-drain false-reporting output, $\overline{\text{FAULT}}$, is asserted (low) during an overtemperature shutdown condition.

8.3.10 Current Limit Setting

The TPS2549-Q1 has two independent current-limit settings that are each programmed externally with a resistor. The ILIM_HI setting is programmed with $R_{(\text{ILIM_HI})}$ connected between ILIM_HI and GND. The ILIM_LO setting is programmed with $R_{(\text{ILIM_LO})}$ connected between ILIM_LO and GND. Consult the device truth table (Table 8-2) to see when each current limit is used. Both settings have the same relation between the current limit and the programming resistor.

$R_{(\text{ILIM_LO})}$ is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:

- The TPS2549-Q1 device is configured as DCP(001) or CDP(111).
- Load detection is not used.

The following equation calculates the value of resistor for programming the typical current limit:



$$I_{(\text{OSnom})} \text{ (mA)} = \frac{53762 \text{ (V)}}{R_{(\text{ILIM_xx})}^{1.0021} \text{ (k}\Omega\text{)}} \quad (3)$$

$R_{(\text{ILIM_xx})}$ corresponds to either $R_{(\text{ILIM_HI})}$ or $R_{(\text{ILIM_LO})}$, as appropriate.

Many applications require that the current limit meet specific tolerance limits. When designing to these tolerance limits, both the tolerance of the TPS2549-Q1 current limit and the tolerance of the external programming resistor must be taken into account. The following equations approximate the TPS2549-Q1 minimum and maximum current limits to within a few milliamperes and are appropriate for design purposes. The equations do not constitute part of TI's published device specifications for purposes of TI's product warranty. These equations assume an ideal—no variation—external programming resistor. To take resistor tolerance into account, first determine the minimum and maximum resistor values based on its tolerance specifications and use these values in the equations. Because of the inverse relation between the current limit and the programming resistor, use the maximum resistor value in the $I_{(\text{OS_min})}$ equation and the minimum resistor value in the $I_{(\text{OS_max})}$ equation.

$$I_{(\text{OSmin})} \text{ (mA)} = \frac{50409 \text{ (V)}}{R_{(\text{ILIM_xx})}^{0.9982} \text{ (k}\Omega\text{)}} - 35 \quad (4)$$

$$I_{(\text{OSmax})} \text{ (mA)} = \frac{57813 \text{ (V)}}{R_{(\text{ILIM_xx})}^{1.0107} \text{ (k}\Omega\text{)}} + 41 \quad (5)$$



The routing of the traces to the $R_{(ILIM_xx)}$ resistors should have a sufficiently low resistance so as to not affect the current-limit accuracy. The ground connection for the $R_{(ILIM_xx)}$ resistors is also very important. The resistors must reference back to the TPS2549-Q1 GND pin. Follow normal board layout practices to ensure that current flow from other parts of the board does not impact the ground potential between the resistors and the TPS2549-Q1 GND pin.

8.4 Device Functional Modes

8.4.1 Device Truth Table (TT)

The device truth table (Table 8-2) lists all valid combinations for the three control pins (CTL1 through CTL3), and the corresponding charging mode of each pin combination. The TPS2549-Q1 device monitors the CTL inputs and transitions to whichever charging mode it is commanded to go to. For example, if the USB port is a charging-only port, then the user must set the CTL pins of the TPS2549-Q1 device to correspond to the DCP-auto charging mode. However, when the USB port requires data communication, then the user must set control pins to correspond to the SDP or CDP mode, and so on.

Table 8-2. Truth Table

CTL1	CTL2	CTL3	CURRENT LIMIT SETTING	MODE	STATUS OUTPUT (ACTIVE-LOW)	FAULT OUTPUT (ACTIVE-LOW)	CS FOR CABLE COMPENSATION	NOTES
0	0	0	Lo	DCP1 ⁽¹⁾	OFF	ON ⁽²⁾	ON	DCP includes divider 3, 1.2-V mode, and BC1.2 mode
0	0	1	Hi	DCP ⁽¹⁾	ON	ON	ON	DCP includes divider 3, 1.2-V mode, and BC1.2 mode
0	1	X	Lo	SDP	OFF	ON	ON	Standard SDP port
1	0	X	NA	Client mode	OFF	OFF	OFF	No current limit, power switch disabled, data switch bypassed
1	1	0	Lo	SDP1 ⁽³⁾	OFF	ON ⁽²⁾	ON	Standard SDP port
1	1	1	Hi	CDP ⁽³⁾	ON	ON	ON	CDP-SDP auto switch mode

(1) No OUT discharge when changing between 000 and 001

(2) FAULT not asserted on overcurrent

(3) No OUT discharge when changing between 110 and 111

8.4.2 USB Specification Overview

The following overview references various industry standards. TI recommends consulting the most up-to-date standards to ensure the most recent and accurate information. Rechargeable portable equipment requires an external power source to charge batteries. USB ports are a convenient location for charging because of an available 5-V power source. Universally accepted standards are required to ensure host and client-side devices operate together in a system to ensure power-management requirements are met. Traditionally, host ports following the USB-2.0 specification must provide at least 500 mA to downstream client-side devices. Because multiple USB devices can be attached to a single USB port through a bus-powered hub, the client-side device sets the power allotment from the host to ensure the total current draw does not exceed 500 mA. In general, each USB device is granted 100 mA and can request more current in 100-mA unit steps up to 500 mA. The host grants or denies additional current based on the available current. A USB-3.0 host port not only provides higher data rate than a USB-2.0 port but also raises the unit load from 100 mA to 150 mA. Providing a minimum current of 900 mA to downstream client-side devices is required.

Additionally, the success of USB has made the micro-USB and mini-USB connectors a popular choice for wall-adaptor cables. A micro-USB or mini-USB allows a portable device to charge from both a wall adapter and USB port with only one connector. As USB charging has gained popularity, the 500-mA minimum defined by USB 2.0, or 900 mA for USB 3.0, has become insufficient for many handset and personal media players, which require a higher charging rate. Wall adapters provide much more current than 500 or 900 mA. Several new

standards have been introduced defining protocol handshaking methods that allow host and client devices to acknowledge and draw additional current beyond the 500-mA and 900-mA minimum defined by USB 2.0 and USB 3.0, respectively, while still using a single micro-USB or mini-USB input connector.

The TPS2549-Q1 device supports four of the most-common USB-charging schemes found in popular hand-held media and cellular devices.

- USB Battery Charging Specification BC1.2
- Chinese Telecommunications Industry Standard YD/T 1591-2009
- Divider 3 mode
- 1.2-V mode

The BC1.2 specification includes three different port types:

- Standard downstream port (SDP)
- Charging downstream port (CDP)
- Dedicated charging port (DCP)

BC1.2 defines a charging port as a downstream-facing USB port that provides power for charging portable equipment. Under this definition, CDP and DCP are defined as charging ports.

[Table 8-3](#) lists the difference between these port types.

Table 8-3. Operating Modes Table

PORT TYPE	SUPPORTS USB2.0 COMMUNICATION	MAXIMUM ALLOWABLE CURRENT DRAWN BY PORTABLE EQUIPMENT (A)
SDP (USB 2.0)	YES	0.5
SDP (USB 3.0)	YES	0.9
CDP	YES	1.5
DCP	NO	1.5

8.4.3 Standard Downstream Port (SDP) Mode — USB 2.0 and USB 3.0

An SDP is a traditional USB port that follows USB 2.0 or USB 3.0 protocol. A USB 2.0 SDP supplies a minimum of 500 mA per port and supports USB 2.0 communications. A USB 3.0 SDP supplies a minimum of 900 mA per port and supports USB 3.0 communications. For both types, the host controller must be active to allow charging.

8.4.4 Charging Downstream Port (CDP) Mode

A CDP is a USB port that follows USB BC1.2 and supplies a minimum of 1.5 A per port. A CDP provides power and meets the USB 2.0 requirements for device enumeration. USB-2.0 communication is supported, and the host controller must be active to allow charging. The difference between CDP and SDP is the host-charge handshaking logic that identifies this port as a CDP. A CDP is identifiable by a compliant BC1.2 client device and allows for additional current draw by the client device.

The CDP handshaking process occurs in two steps. During step one, the portable equipment outputs a nominal 0.6-V output on the D+ line and reads the voltage input on the D– line. The portable device detects the connection to an SDP if the voltage is less than the nominal data-detect voltage of 0.3 V. The portable device detects the connection to a CDP if the D– voltage is greater than the nominal data detect voltage of 0.3 V and optionally less than 0.8 V.

The second step is necessary for portable equipment to determine whether the equipment is connected to a CDP or a DCP. The portable device outputs a nominal 0.6-V output on the D– line and reads the voltage input on the D+ line. The portable device concludes the equipment is connected to a CDP if the data line being read remains less than the nominal data detects voltage of 0.3 V. The portable device concludes it is connected to a DCP if the data line being read is greater than the nominal data detect voltage of 0.3 V.

8.4.5 Dedicated Charging Port (DCP) Mode

A DCP only provides power and does not support data connection to an upstream port. As shown in the following sections, a DCP is identified by the electrical characteristics of the data lines. The TPS2549-Q1 only emulates one state, DCP-auto state. In the DCP-auto state, the device charge-detection state machine is

activated to selectively implement charging schemes involved with the shorted, divider3 and 1.2 v modes. The shorted DCP mode complies with BC1.2 and Chinese Telecommunications Industry Standard YD/T 1591-2009, whereas the divider3 and 1.2 V modes are employed to charge devices that do not comply with the BC1.2 DCP standard.

8.4.5.1 DCP BC1.2 and YD/T 1591-2009

Both standards specify that the D+ and D– data lines must be connected together with a maximum series impedance of $200\ \Omega$, as shown in Figure 8-8.




Figure 8-8. DCP Supporting BC1.2 and YD/T 1591-2009

8.4.5.2 DCP Divider-Charging Scheme

The device supports divider3, as shown in Figure 8-9. In the Divider3 charging scheme the device applies 2.7 V and 2.7 V to D+ and D– data lines.




Figure 8-9. Divider 3 Mode

8.4.5.3 DCP 1.2-V Charging Scheme

The DCP 1.2-V charging scheme is used by some hand-held devices to enable fast charging at 2 A. The TPS2549-Q1 device supports this scheme in DCP-auto state before the device enters BC1.2 shorted mode. To simulate this charging scheme, the D+ and D– lines are shorted and pulled up to 1.2 V for a fixed duration. Then the device moves to DCP shorted mode as defined in the BC1.2 specification and as shown in Figure 8-10.




Figure 8-10. 1.2-V Mode

8.4.6 DCP Auto Mode

As previously discussed, the TPS2549-Q1 device integrates an auto-detect state machine that supports all the DCP charging schemes. The auto-detect state machine starts in the Divider3 scheme. However, if a BC1.2 or YD/T 1591-2009 compliant device is attached, the TPS2549-Q1 device responds by turning the power switch back on without output discharge and operating in 1.2-V mode briefly before entering BC1.2 DCP mode. Then the auto-detect state machine stays in that mode until the device releases the data line, in which case the auto-detect state machine goes back to the Divider3 scheme. When a Divider3-compliant device is attached, the TPS2549-Q1 device stays in the Divider3 state.




Figure 8-11. DCP Auto Mode

8.4.7 Client Mode

The TPS2549-Q1 device integrates client mode as shown in Figure 8-12. The internal power switch is OFF and only the data analog switch is ON to block OUT power. This mode can be used for some software programming via the USB port.




Figure 8-12. Client-Mode Equivalent Circuit

8.4.8 High-Bandwidth Data-Line Switches

The TPS2549-Q1 device passes the D+ and D- data lines through the device to enable monitoring and handshaking while supporting the charging operation. A wide-bandwidth signal switch allows data to pass through the device without corrupting signal integrity. The data-line switches are turned on in any of the CDP, SDP, or client operating modes. The EN input must be at logic high for the data line switches to be enabled.

Note

- While in CDP mode, the data switches are ON, even during CDP handshaking.
 - The data line switches are OFF if EN is low, or if in DCP mode. The switches are not automatically turned off if the power switch (IN to OUT) is in current-limit.
 - The data switches are only for a USB-2.0 differential pair. In the case of a USB-3.0 host, the super-speed differential pairs must be routed directly to the USB connector without passing through the TPS2549-Q1 device.
 - Data switches are OFF during OUT (V_{BUS}) discharge.
-

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS2549-Q1 device is a USB charging-port controller and power switch with cable compensation. It is typically used for automotive USB port protection and as a USB charging controller. The following design procedure can be used to select components for the TPS2549-Q1 device. This section presents a simplified discussion of how to design cable compensation.

9.2 Typical Application

Automotive USB port charging requires a voltage regulator to convert battery voltage to 5-V V_{BUS} output. Because the V_{BUS} , D+, and D– pins of a USB port are exposed, there is a need for a protection device that has V_{BUS} overcurrent and D+ and D– ESD protection. An additional need is a charging controller with integrated CDP and DCP charging protocols on D+ and D– to support fast charging. A schematic of an application circuit with cable compensation is shown in [Figure 9-1](#). An LMR14030 device is used as the voltage regulator, and the TPS2549-Q1 device is used as the charging controller with protection features.

Nowadays, automotive products have higher safety requirements; the exposed pins including V_{BUS} / D+ / D– may also short to battery in real applications. More details can be learned through this application note: [SLVAE15](#). The TPS2549-Q1 has short to V_{BUS} protection, but does not support short to battery protection. If short circuit to battery protection is needed, the TPS254900A-Q1 or TPS25830-Q1 are recommended options.




Figure 9-1. Typical Application Schematic: USB Port Charging With Cable Compensation

9.2.1 Design Requirements

For this design example, use the following as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, $V_{(IN)}$	12 V
Output voltage, $V_{(DC)}$	5 V
Total parasitic resistance including TPS2549-Q1 $r_{DS(on)}$	420 mΩ
Maximum continuous output current, $I_{(OUT)}$	2.4 A
Current limit, $I_{(LIM)}$	2.5 A to 2.9 A

9.2.2 Detailed Design Procedure

To begin the design process, a few parameters must be decided upon. The designer needs to know the following:

- Total resistance including power switch $r_{DS(on)}$, cable resistance, and the contact resistance of connectors
- The maximum continuous output current for the charging port. The minimum current-limit setting of TPS2549-Q1 device must be higher than this current.
- The maximum output current of the upstream dc-dc converter. The maximum current-limit setting of TPS2549-Q1 device must be lower than this current.

9.2.2.1 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance should be optimized for the particular application. All protection circuits including the TPS2549-Q1 device have the potential for input voltage droop, overshoot, and output-voltage undershoot.

For all applications, TI recommends a 0.1- μ F or greater ceramic bypass capacitor between IN and GND, placed as close as possible to the device for the local noise decoupling.

The TPS2549-Q1 device is used for 5-V power rail protection when a hot-short occurs on the output or when plugging in a capacitive load. Due to the limited response time of the upstream power supply, a large load transient can deplete the charge on the output capacitor of the power supply, causing a voltage droop. If the power supply is shared with other loads, ensure that voltage droop from current surges of the other loads do not force the TPS2549-Q1 device into UVLO. Increasing the upstream power supply output capacitor can reduce this droop. Shortening the connection impedance (resistance and inductance) between the TPS2549-Q1 device and the upstream power supply can also help reduce the voltage droop and overshoot on the TPS2549-Q1 input power bus.

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power-bus inductance and input capacitance when the IN terminal is in the high-impedance state (before turnon). Theoretically, the peak voltage is 2 times the applied voltage. The second cause is due to the abrupt reduction of output short-circuit current when the TPS2549-Q1 device turns off and energy stored in the input inductance drives the input voltage high. Applications with large input inductance (for example, connecting the evaluation board to the bench power supply through long cables) may require large input capacitance to prevent the voltage overshoot from exceeding the absolute maximum voltage of the device.

For output capacitance, consider the following three application situations.

The first, output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the TPS2549-Q1 has abruptly reduced OUT current. Energy stored in the inductance will drive the OUT voltage down and potentially negative as it discharges. Applications with large output inductance (such as from a cable) benefit from use of a high-value output capacitor to control the voltage undershoot. Second, for USB-port application, because the OUT pin is exposed to the air, the application must withstand ESD stress without damage. Because there is no internal IEC ESD cell as on DP_IN and DM_IN, using a low-ESR capacitance can make this pin robust. Third, when plugging in a capacitive load such as the input capacitor of any portable device, having a large output capacitance can help reduce the peak current and up-stream power supply output voltage droop. So for TPS2549-Q1 output capacitance, recommended practice is typically adding two 47- μ F ceramic capacitors.

9.2.2.2 Cable Compensation Calculation

Based on the known total resistance, [Table 9-1](#) shows the calculation.

Table 9-1. Cable Compensation Calculation

	CALCULATION EQUATION ⁽¹⁾	CALCULATED VALUE	ASSEMBLY VALUE
V _(DC) (V) without load		5	
R _(G) (kΩ)		6.8	6.8
R _(total) (Ω)		0.42	
G _(CS) (mA/A)		0.075	
R _(FA) (kΩ)	R _(FA) = R _(total) / G _(CS)	5.6	5.6
V _(FB) (V)		0.75	
R _(FB) (kΩ)	R _(FB) = [V _(DC) / (V _(FB) / R _(G))] – R _(G) – R _(FA)	32.93	33
V _(CS) (V) ⁽²⁾	V _(CS) = (V _(FB) / R _(G)) × (R _(G) + R _(FB))	4.39	
Maximum I _{OS} (A) at 20 kΩ		2.84	
V _(DC,max) output (V) ⁽³⁾	V _(DC,max) = 5 + I _(OS,max) × G _(CS,max) × R _(FA)	6.25	
C _(OUT) (μF)			2 × 47
C _(COMP) (nF) ⁽⁴⁾	C _(COMP) ≥ 3 × G _(CS) × C _(OUT)	≥21.15	22

(1) See Figure 8-2 and Design Procedure.

(2) Ensure that V_{CS} exceeds 2.5 V.

(3) Ensure that the maximum dc-dc output voltage is lower than 6.5 V when considering I_(OS,max) and G_(CS,max).

(4) C_{COMP} impacts load-transient performance, so the output performance should always be verified in the end application circuit.

9.2.2.3 Power Dissipation and Junction Temperature

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The following analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system-level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system-level factors in addition to individual component analysis. Begin by determining the r_{DS(on)} of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read r_{DS(on)} from the typical characteristics graph. Using this value, the power dissipation can be calculated by:

$$P_D = r_{DS(on)} \times I_{OUT}^2 \quad (6)$$

where:

P_D = Total power dissipation (W)

r_{DS(on)} = Power-switch on-resistance (Ω)

I_{OUT} = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A \quad (7)$$

where:

T_A = Ambient temperature (°C)

R_{θJA} = Thermal resistance (°C/W)

P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the *refined* $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance $R_{\theta JA}$, and thermal resistance is highly dependent on the individual package and board layout.

9.3 Application Curves




Figure 9-2. $V_{(DC)}$ and V_{BUS} vs $I_{(LOAD)}$ Output




Figure 9-3. Plugging In a Portable Device, $V_{(DC)}$




Figure 9-4. Unplugging a Portable Device, $V_{(DC)}$




Figure 9-5. Plugging In Portable Device, V_{BUS}




Figure 9-6. Unplugging Portable Device, V_{BUS}




Figure 9-7. 0.5-A ↔ 2.4-A Load Transient With 100-mA/μs Slew Rate, $V_{(DC)}$




Figure 9-8. 0.5-A ↔ 2.4-A Load Transient With 100-mA/μs Slew Rate, V_{BUS}




Figure 9-9. V_{BUS} Shorted to GND, $V_{(DC)}$

10 Power Supply Recommendations

The TPS2549-Q1 device is designed for a supply-voltage range of $4.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$. If the input supply is located more than a few inches from the device, an input ceramic bypass capacitor higher than $0.1\text{ }\mu\text{F}$ is recommended. The power supply should be rated higher than the TPS2549-Q1 current-limit setting to avoid voltage droops during overcurrent and short-circuit conditions.

11 Layout

11.1 Layout Guidelines

- For the trace routing of DP_IN, DM_IN, DP_OUT, and DM_OUT: Route these traces as micro-strips with nominal differential impedance of $90\text{ }\Omega$. Minimize the use of vias in the high-speed data lines. Keep the reference GND plane devoid from cuts or splits above the differential pairs to prevent impedance discontinuities. For more information, see the *High Speed USB Platform Design Guideline* from Intel.
- The trace routing from the upstream regulator to the TPS2549-Q1 IN pin should be as short as possible to reduce the voltage drop and parasitic inductance.
- The traces routing from the R_{ILIM_HI} and R_{ILIM_LO} resistors to the device should be as short as possible to reduce parasitic effects on the current-limit accuracy.
- The thermal pad should be directly connected to the PCB ground plane using a wide and short copper trace.
- The trace routing from the CS pin to the feedback divider of the upstream regulator should not be routed near any noise sources that can capacitively couple to the feedback divider.

11.2 Layout Example




Figure 11-1. TPS2549-Q1 Layout Diagram

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

High Speed USB Platform Design Guidelines, Intel

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2549IRTERQ1	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2549Q	Samples
TPS2549IRTETQ1	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2549Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2549-Q1 :

- Catalog: [TPS2549](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2549IRTERQ1	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2549IRTETQ1	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2549IRTERQ1	WQFN	RTE	16	3000	346.0	346.0	33.0
TPS2549IRTETQ1	WQFN	RTE	16	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RTE 16

WQFN - 0.8 mm max height


3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225944/A



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4219117/B 04/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219117/B 04/2022

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219117/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated