TMS 4062 JL, NL; TMS 4063 JL, NL 1024-WORD BY 1-BIT DYNAMIC RAM

v

v_

ν

ms 2

°C

0

0

VREF VREF +1

70

VREF -1

0

			NOVEMBE	ER 101
	TMS 4062 JL,	NL		18
 1024 x 1 Organization 	22-PIN CERAMIC AND PLASTIC			
Access Time 130 ns Maximum	DUAL-IN-LINE PACKAGES (TOP VIEW)			
Cycle Time 200 ns Maximum				
Low Power Dissipation:		22 CS		
• • • •	- 1	20 1/0		
Operating 120 mW Typical	: II E	18 1/0		
Standby 2 mW Typical	A7 5 a	18 N/C		
 Differential Output 	** • 🗓	17 ČK		
Wire-OR Capability	- H	16 N/C		
Chip Select For Simplified Memory Expansion	- 18 H	15 AD		
22-Pin or 18-Pin Dual-In-Line Package	" H L	14 A1		
22-Fitt Of 16-Fitt Dual-In-Line Fackage		12 A3	•	
	TMS 4063 J			
scription and operation 18-PIN		ND PLAS	TIC	
The TMS 4062 JL, NL and TMS 4063 JL, NL are	DUAL-IN-LINE P		S	
fabricated on a single monolithic chip with P-channel	(TOP VIE	W)		
enhancement type MOS processing. The devices are	VBS 1 0 0	18 Ygs		
designed for use in low-cost, high performance	A9 2 @ ☐	17 VOD		
memory applications. Data is read or written through	A4 3 🖟 🖟	16 1/0		
2 input/output terminals. Clock and chip-select clock	A7 4 📵 🗓	15 I/O		
pulses allow the transfer of information to or from	~ · · ·	14 CE AND	ČK.	
input/output lines. Refresh must occur at least once	AS • [0]	13 80		
every 2 milliseconds.	VAEF 7 0 0	IZ A1		
	लड ∎ 🖸 💆	11 A2		
		10 A3		
solute maximum ratings over operating free-air temperature is Supply voltages:	ange (unless otherwise	noted)		
VDD and VREE, with respect to VSS			−27 V t	- 0 5
VDD and VREF, with respect to VBB			-27 V t	
VBB, with respect to VSS			-0.5 V	
All input voltages, with respect to VSS			-30 V t	
Operating free-air temperature range			0°C 1	o 70
Storage temperature range			-55°C to	125
ommended operating conditions				
PARAMETER	MIN	NOM	MAX	UN
Supply voltage, VBB-VSS (see Notes 1 and 2)	2.3	2.5	2.7	V
Supply voltage, VDD		0		٧
Supply voltage, VSS	19	20	21	V
Supply voltage, VREF	6.6	7	7.4	V
High-level input voltage, all inputs, VIH	V _{\$\$} -2		VSS	V

- NOTES: 1. Throughout this data sheet supply voltage values are with respect to V_{DD}, unless otherwise noted,
- Operating free-air temperature, TA

Low-level input voltage at I/O, VIL(I/O)

Refresh time, trefresh

Low-level address input voltage, VIL(ad) (see Note 3)

Low-level input voltage at reset and both clocks, VIL(rs. d) (see Note 3)

2. VBB must be applied prior to VSS.
3. The algebraic convention where the most positive fimit is designated as maximum is used in this data sheet for logic voltage levels. only.

TEXAS INSTRUMENTS
INCORPORATE D
POST OFFICE BOX 5012 + DALLAS, TEXAS 75222