




750V-11m Ω SiC FET

Rev. A, January 2022

DATASHEET

UJ4SC075011B7S



Part NumberPackageMarkingUJ4SC075011B7SD²PAK-7LUJ4SC075011B7S



Description

The UJ4SC075011B7S is a 750V, $11m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 11mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 274nC
- Low body diode V_{FSD}: 1.1V
- Low gate charge: $Q_G = 75nC$
- Threshold voltage V_{G(th)}: 4.5V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- D²PAK-7L package for faster switching, clean gate waveforms

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

| Parameter | Symbol | Test Conditions | Value | Units |
|---|----------------------|--------------------------------|------------|-------|
| Drain-source voltage | V _{DS} | | 750 | V |
| Cata aquiraquialtaga | V | DC | -20 to +20 | V |
| Gate-source voltage | V_{GS} | AC (f > 1Hz) | -25 to +25 | V |
| Continuous drain current ¹ | 1 | T _C = 25°C | 104 | А |
| Continuous drain current | ID | T _C = 100°C | 75 | А |
| Pulsed drain current ² | I _{DM} | T _C = 25°C | 300 | А |
| Single pulsed avalanche energy ³ | E _{AS} | L=15mH, I _{AS} = 4.5A | 151 | mJ |
| SiC FET dv/dt ruggedness | dv/dt | $V_{DS} \le 500V$ | 100 | V/ns |
| Power dissipation | P _{tot} | T _C = 25°C | 357 | W |
| Maximum junction temperature | T _{J,max} | | 175 | °C |
| Operating and storage temperature | TJ, T _{STG} | | -55 to 175 | °C |
| Reflow soldering temperature | T_{solder} | reflow MSL 1 | 245 | °C |

1. Limited by $T_{\text{J},\text{max}}$

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

| Parameter | Symbol | Test Conditions | Value | | | - Units |
|--------------------------------------|---------------------|-----------------|-------|------|------|---------|
| | | | Min | Тур | Max | Units |
| Thermal resistance, junction-to-case | $R_{	ext{	heta}JC}$ | | | 0.33 | 0.42 | °C/W |



Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

| Parameter | Complete | ol Test Conditions - | Value | | | 11.20 |
|--------------------------------|---------------------|--|-------|------|------|-------|
| Parameter | Symbol | | Min | Тур | Max | Units |
| Drain-source breakdown voltage | BV _{DS} | V _{GS} =0V, I _D =1mA | 750 | | | V |
| Total drain leakage current | | V _{DS} =750V, V _{GS} =0V, T _J =25°C | | 3.5 | 60 | - μΑ |
| | I _{DSS} | V _{DS} =750V, V _{GS} =0V, T _J =175°C | | 45 | | |
| Total gate leakage current | I _{GSS} | V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V | | 2 | ±20 | μA |
| Drain-source on-resistance | R _{DS(on)} | V _{GS} =12V, I _D =60A, T _J =25°C | | 11 | 14.2 | |
| | | V _{GS} =12V, I _D =60A, T _J =125°C | | 18.4 | | mΩ |
| | | V _{GS} =12V, I _D =60A, T _J =175°C | | 24.2 | | |
| Gate threshold voltage | V _{G(th)} | V_{DS} =5V, I_{D} =10mA | 3.5 | 4.5 | 5.5 | V |
| Gate resistance | R _G | f=1MHz, open drain | | 2.3 | | Ω |

Typical Performance - Reverse Diode

| Parameter | Symbol | Test Conditions | Value | | | Linter |
|---|----------------------|--|-------|------|------|----------|
| Parameter | | | Min | Тур | Max | Units |
| Diode continuous forward current ¹ | ا _s | T _C < 35°C | | | 104 | А |
| Diode pulse current ² | I _{S,pulse} | T _C =25°C | | | 300 | А |
| Forward voltage | V _{FSD} | V _{GS} =0V, I _F =30A, T _J =25°C | | 1.1 | 1.24 | V |
| Torward voltage | | V _{GS} =0V, I _F =30A, T _J =175°C | | 1.2 | | v |
| Reverse recovery charge | Q _{rr} | V _R =400V, I _F =60A, V _{GS} =0V, R _{G_EXT} =30Ω | | 274 | | nC |
| Reverse recovery time | t _{rr} | di/dt=2500A/μs, T_=25°C | | 18.5 | | ns |
| Reverse recovery charge | Q _{rr} | V_{R} =400V, I _F =60A, V_{GS} =0V, R _{G_EXT} =30Ω | | 290 | | nC |
| Reverse recovery time | t _{rr} | di/dt=2500A/µs, T_=150°C | | 20 | | ns |





Typical Performance - Dynamic

| Darameter | Symbol | Test Constitutions | Value | | | 11.20 |
|--|----------------------|--|-------|------|-----|-------|
| Parameter | | Test Conditions | Min | Тур | Max | Units |
| Input capacitance | C _{iss} | | | 3245 | | |
| Output capacitance | C _{oss} | - V _{DS} =400V, V _{GS} =0V - f=100kHz | | 178 | | pF |
| Reverse transfer capacitance | C _{rss} | 1-100KH2 | | 1.2 | | |
| Effective output capacitance, energy related | C _{oss(er)} | V_{DS} =0V to 400V, V_{GS} =0V | | 225 | | pF |
| Effective output capacitance, time related | C _{oss(tr)} | V _{DS} =0V to 400V, V _{GS} =0V | | 470 | | pF |
| C _{OSS} stored energy | E _{oss} | V_{DS} =400V, V_{GS} =0V | | 18 | | μJ |
| Total gate charge | Q _G | – V _{DS} =400V, I _D =60A, – | | 75 | | |
| Gate-drain charge | Q _{GD} | $V_{DS} = -0V \text{ to } 15V$ | | 13 | | nC |
| Gate-source charge | Q _{GS} | V _{GS} - 0V to 15V | | 22 | | |
| Turn-on delay time | t _{d(on)} | | | 17.6 | | |
| Rise time | t _r | Notes 4 and 5, V _{DS} =400V, I _D =60A, Gate | | 22.4 | | ns |
| Turn-off delay time | t _{d(off)} | Driver =0V to +15V, | | 65 | | 115 |
| Fall time | t _f | Turn-on $R_{G,EXT} = 1\Omega$, | | 12.8 | | |
| Turn-on energy including R _s energy | E _{ON} | Turn-off $R_{G,EXT}$ =5Ω, inductive Load, FWD: | | 173 | | |
| Turn-off energy including R_s energy | E _{OFF} | same device with V_{GS} = 0V | | 132 | | |
| Total switching energy | E _{TOTAL} | and $R_G = 5\Omega$, RC snubber: | | 305 | | μJ |
| Snubber R_s energy during turn-on | E _{RS_ON} | $- R_{s}=5\Omega \text{ and } C_{s}=440 \text{pF}, - T_{J}=25^{\circ}\text{C}$ | | 11 | | |
| Snubber R_s energy during turn-off | E_{RS}_{OFF} | | | 37 | | |
| Turn-on delay time | t _{d(on)} | Notes 4 and 5, V_{DS} =400V, I_D =60A, Gate Driver =0V to +15V, Turn-on $R_{G,EXT}$ =1 Ω , Turn-off $R_{G,EXT}$ =5 Ω , inductive Load, FWD: same device with V_{GS} = 0V and R_G = 5 Ω , RC snubber: R_S =5 Ω and C_S =440pF, T_J=150°C | | 18 | | |
| Rise time | t _r | | | 25 | | nc |
| Turn-off delay time | $t_{d(off)}$ | | | 68 | | ns |
| Fall time | t _f | | | 13.6 | | |
| Turn-on energy including R _s energy | E _{ON} | | | 203 | | |
| Turn-off energy including R_s energy | E _{OFF} | | | 145 | | |
| Total switching energy | E _{total} | | | 348 | | μJ |
| Snubber R _s energy during turn-on | E _{RS_ON} | | | 11 | | |
| Snubber R_s energy during turn-off | E_{RS_OFF} | | | 37 | | |

4. Measured with the switching test circuit in Figure 26.

5. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.



Typical Performance Diagrams




Figure 1. Typical output characteristics at $T_{\rm J}$ = - 55°C, tp < 250 μs




Figure 2. Typical output characteristics at $T_J = 25^{\circ}C$, tp < 250μ s




Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 60A





Figure 5. Typical drain-source on-resistances at V_{GS} = 12V



Spice Models

Contact Sales Learn

More

Buy Online

FET-Jet

Calculato

Ħ

Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA




Figure 8. Typical gate charge at I_D = 60A




Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$





Figure 11. 3rd quadrant characteristics at T_J = 175°C



Spice Models

Contact Sales Learn

Buy Online

FET-Jet

Calculator

Ħ

Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V




Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V






Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance

Spice Models

Contact

Learn

FET-Jet

Calculato

120

100

80

60

40

20

DC Drain Current, I_D (A)

Ħ

Buy

Online

atasheet: UJ4SC075011B7S




Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p





Figure 19. Clamped inductive switching energy vs. drain current at $V_{\rm DS}$ = 400V and $T_{\rm J}$ = 25°C



Spice

Models

Contact

Sales

Learn

More

0

Buy

Online

FET-Jet

Calculator

Ħ

Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 20. RC snubber energy loss vs. drain current at V_{DS} = 400V and T_J = 25°C






Figure 21. Clamped inductive switching energy vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 60A, and T_J = 25°C




Figure 22. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 60A, and T_J = 25°C




Figure 23. Clamped inductive switching energy vs. Snubber Capacitance Cs at V_{DS} = 400V, I_D = 60A, and T_J = 25°C





Figure 24. RC snubber energy loss vs. Snubber Capacitance Cs at V_{DS} = 400V, I_D = 60A, and T_J = 25°C

United Sic Is Now QOCVO.






Figure 25. Clamped inductive switching energies vs. junction temperature T_J at V_{DS} = 400V, and I_D = 60A

Figure 26. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ($R_{BS} = 1\Omega$, $C_{BS}=100$ nF) is used to reduce the power loop high frequency oscillations.





Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode. Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com. A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.