

## **General Description**

The MAXQ2000 microcontroller is a low-power, 16-bit device that incorporates a liquid-crystal display (LCD) interface that can drive up to 100 (-RBX/-RBX+) or 132 (-RAX/-RAX+/-RFX/-RFX+) segments. The MAXQ2000 is uniquely suited for the blood-glucose monitoring market, but can be used in any application that requires high performance and low-power operation. The device can operate at a maximum of either 14MHz (VDD > 1.8V) or 20MHz (VDD > 2.25V). The MAXQ2000 has 32kWords of flash memory, 1kWord of RAM, three 16bit timers, and one or two universal synchronous/asynchronous receiver/transmitters (UARTs). Flash memory aids prototyping and low-volume production. The microcontroller core is powered by a 1.8V supply, with a separate I/O supply for optimum flexibility. An ultralow-power sleep mode makes these parts ideal for battery-powered, portable equipment.

## **Applications**

Medical Instrumentation

Battery-Powered and Portable Devices

Electrochemical and Optical Sensors

Industrial Control

Data-Acquisition Systems and Data Loggers

Home Appliances

Consumer Electronics

Thermostats/Humidity Sensors

Security Sensors

Gas and Chemical Sensors

**HVAC** 

**Smart Transmitters** 

Typical Operating Circuit, Pin Configurations, and Ordering Information appear at end of data sheet.

## **Features**

## ♦ High-Performance, Low-Power, 16-Bit RISC Core

DC to 20MHz Operation, Approaching 1MIPS per MHz Dual 1.8V Core/3V I/O Enables Low Power/Flexible Interfacing

33 Instructions, Most Single Cycle

Three Independent Data Pointers Accelerate Data Movement with Automatic Increment/Decrement

16-Level Hardware Stack

16-Bit Instruction Word, 16-Bit Data Bus

16 x 16-Bit, General-Purpose Working Registers Optimized for C-Compiler (High-Speed/Density Code)

#### ♦ Program and Data Memory

32kWords Flash Memory, Mask ROM for High-Volume Applications 10,000 Flash Write/Erase Cycles 1kWord of Internal Data RAM JTAG/Serial Boot Loader for Programming

#### **♦** Peripheral Features

Up to 50 General-Purpose I/O Pins 100/132 Segment LCD Driver Up to 4 COM and 36 Segments Static, 1/2, and 1/3 LCD Bias Supported No External Resistors Required

SPITM and 1-Wire® (-RAX/-RAX+/-RFX/-RFX+ Only) Hardware I/O Ports

One or Two Serial UARTs

One-Cycle, 16 x 16 Hardware Multiply/Accumulate with 48-Bit Accumulator

Three 16-Bit Programmable Timers/Counters 8-Bit, Subsecond, System Timer/Alarm 32-Bit, Binary Real-Time Clock with Time-of-Day Alarm Programmable Watchdog Timer

#### **♦ Flexible Programming Interface**

Bootloader Simplifies Programming In-System Programming Through JTAG Supports In-Application Programming of Flash Memory

#### **♦ Ultra-Low-Power Consumption**

190µA typ at 8MHz Flash Operation, PMM1 at 2.2V 700nA typ in Lowest Power Stop Mode Low-Power 32kHz Mode and Divide-by-256 Mode

MAXQ is a registered trademark of Maxim Integrated Products, Inc. SPI is a trademark of Motorola, Inc.

1-Wire is a registered trademark of Dallas Semiconductor Corp., a wholly owned subsidiary of Maxim Integrated Products, Inc.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: www.maxim-ic.com/errata



#### **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Pin Relative to	Operating Temperature Range40°C to +85	5°C
Ground Except V <sub>DD</sub> 0.5V to (V <sub>DDIO</sub> + 0.5)V	Storage Temperature Range65°C to +150	)°C
Voltage Range on V <sub>DD</sub> Relative to Ground0.5V to +2.75V	Soldering TemperatureRefer to the IPC/JED	EC
Voltage Range on VDDIO Relative to Ground0.5V to +3.6V	J-STD-020 Specificati	ion

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = V_{DD(MIN)})$  to  $V_{DD(MAX)}$ ,  $V_{DDIO} = 2.7V$  to 3.6V,  $T_A = -40$ °C to +85°C.) (Note 1)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS
O O		32k x 16 flash		1.8	2.5	2.75	
Core Supply Voltage	V <sub>DD</sub>	Flash programming		2.25	2.5	2.75	- V
I/O Supply Voltage	V <sub>DDIO</sub>			V <sub>DD</sub>		3.6	V
V <sub>DD</sub> Slew Rate		V <sub>DD</sub> rising (Note 2)		225			mV/ms
	I <sub>DD1</sub>	/1 mode			6.0	9.2	
	I <sub>DD2</sub>	/2 mode			5.6	8.6	7
Active Current,	I <sub>DD3</sub>	/4 mode			3.4	5.1	1
f <sub>HFIN</sub> = 14MHz	I <sub>DD4</sub>	/8 mode			1.9	2.9	mA
(Note 3)	I <sub>DD5</sub>	PMM1 mode			0.5	0.7	7
	1	PMM2 mode;	Rev A2		4.8	7.6	7
	I <sub>DD6</sub>	32KIN = 32.768kHz	Rev A3		0.1	0.95	1
	I <sub>DD1</sub>	/1 mode	•		6.5	10.4	
	I <sub>DD2</sub>	/2 mode			5.9	9.6	7
Active Current,	I <sub>DD3</sub>	/4 mode			3.8	6.2	7
$f_{HFIN} = 20MHz$	I <sub>DD4</sub>	/8 mode			2.2	3.8	mA
(Note 3)	I <sub>DD5</sub>	PMM1 mode			0.6	1.4	
		PMM2 mode;	Rev A2		4.8	7.6	7
	IDD6	32KIN = 32.768kHz	Rev A3		0.1	0.95	7
		Execution from flash m V <sub>DD</sub> = 2.2V, T <sub>A</sub> = +25°0	•		5.1		
		Execution from flash m /8 mode, V <sub>DD</sub> = 2.2V, T <sub>D</sub>			0.85		
Active Current		Execution from flash m PMM1 mode, V <sub>DD</sub> = 2.2	•		0.19		mA
		Execution from RAM, 8 /8 mode, V <sub>DD</sub> = 2.2V, T <sub>D</sub>			0.30		
		Execution from RAM, 1 /1 mode, V <sub>DD</sub> = 2.2V, T <sub>o</sub>			0.14		
Otara Marala Oromanat	1	-40°C < T <sub>A</sub> < +25°C			0.7	55	
Stop-Mode Current	ISTOP(VDD)	T <sub>A</sub> = +85°C			20	550	-  μΑ
Digital I/O Supply Current	IDDIO	RTC enabled; HFIN ≥ 1 all I/O disconnected	4MHz;		1	50	μA

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{DD(MIN)})$  to  $V_{DD(MAX)}$ ,  $V_{DDIO} = 2.7V$  to 3.6V,  $T_A = -40$ °C to +85°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage: HFIN and 32KIN	V <sub>IH1</sub>		0.8 x V <sub>DDIO</sub>		V <sub>DDIO</sub>	V
Input High Voltage: P6.4–P6.5 and P7.0–P7.1	V <sub>IH2</sub>	SVS on, V <sub>LCD</sub> = 3.3V	0.8 x V <sub>LCD</sub>		V <sub>LCD</sub>	V
Input High Voltage: All Other Pins	V <sub>IH3</sub>		0.8 x V <sub>DDIO</sub>		V <sub>DDIO</sub>	V
Input Low Voltage: HFIN and 32KIN	VIL1		0		0.2 x V <sub>DDIO</sub>	V
Input Low Voltage: All Other Pins	V <sub>IL2</sub>		0		0.2 x V <sub>DDIO</sub>	V
Output High Voltage: P6.4-P6.5 and P7.0-P7.1	V <sub>OH1</sub>	SVS on; $I_{OH(MAX)} = 0.75$ mA; $V_{LCD} = 2.7$ V	V <sub>LCD</sub> - 0.2			V
Output High Voltage: All Other Pins	V <sub>OH2</sub>	I <sub>OH(MAX)</sub> = 0.75mA; V <sub>DDIO</sub> =1.8V	V <sub>DDIO</sub> - 0.2			V
Output Low Voltage for All Other Pins	V <sub>OL1</sub>	I <sub>OL</sub> = 1.0mA; V <sub>DDIO</sub> = 1.8V	GND		0.2	V
Output Low Voltage for P6.4–P6.5 and P7.0–P7.1	V <sub>OL2</sub>	I <sub>OL</sub> = 1.4mA; V <sub>DDIO</sub> = 2.7V	GND		0.2	V
Input Leakage Current	ΙL	Internal pullup disabled	-100		+100	nA
Input Pullup Current	liP	Internal pullup enabled	-20		-5	μΑ
LCD INTERFACE						
LCD Reference Voltage	$V_{LCD}$		2.7	3.3	3.6	V
LCD Bias Voltage 1	VLCD1	1/3 bias	V <sub>ADJ</sub> +	- 2/3 (V <sub>LCD</sub>	- V <sub>ADJ</sub> )	V
LCD Bias Voltage 2	VLCD2	1/3 bias	V <sub>ADJ</sub> +	- 1/3 (V <sub>LCD</sub>	- V <sub>ADJ</sub> )	V
LCD Adjustment Voltage	V <sub>ADJ</sub>	Guaranteed by design	0		0.4 x V <sub>LCD</sub>	V
LCD Bias Resistor	R <sub>LCD</sub>			100		kΩ
LCD Adjustment Resistor	R <sub>LADJ</sub>	LRA4:LRA0 = 11111b		200		kΩ
		When segment is driven at V <sub>LCD</sub> level; V <sub>LCD</sub> = 3V; I <sub>SEGxx</sub> = -3µA; guaranteed by design	V <sub>LCD</sub> - 0.02		V <sub>LCD</sub>	
LOD Constant Vallege	V.	When segment is driven at V <sub>LCD1</sub> level; V <sub>LCD1</sub> = 2V; I <sub>SEGxx</sub> = -3µA; guaranteed by design	V <sub>LCD1</sub> - 0.02		VLCD1	
LCD Segment Voltage	VSEGxx	When segment is driven at $V_{LCD2}$ level; $V_{LCD2} = 1V$ ; $I_{SEGxx} = -3\mu A$ ; guaranteed by design	V <sub>LCD2</sub> - 0.02		V <sub>LCD2</sub>	V
		When segment is driven at V <sub>ADJ</sub> level; V <sub>ADJ</sub> = 0V; I <sub>SEGxx</sub> = 3µA; guaranteed by design	VADJ		0.1	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{DD(MIN)})$  to  $V_{DD(MAX)}$ ,  $V_{DDIO} = 2.7V$  to 3.6V,  $T_{A} = -40$ °C to +85°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EXTERNAL CLOCK SOUR	CE	•				
		External oscillator, V <sub>DD</sub> ≥ 2.25V	0		20	
		External oscillator, V <sub>DD</sub> < 2.25V	0		14	
External-Clock	f	External crystal, V <sub>DD</sub> ≥ 2.25V	3		20	] MHz
Frequency	fHFIN	External crystal, V <sub>DD</sub> < 2.25V	3		14	IVITZ
		Flash programming, V <sub>DD</sub> ≥ 2.25V	2		20	
		Flash programming, V <sub>DD</sub> < 2.25V	2		14	]
External-Clock Period	tclcl	48% minimum duty cycle	50			ns
Customs Clask Fraguesian	f	$2.25V \le V_{DD} \le 2.75V$	0		20	N 41 1-
System-Clock Frequency	fck	1.8V ≤ V <sub>DD</sub> ≤ 2.75V	0		14	MHz
System-Clock Period	tck		50			ns
REAL-TIME CLOCK						•
RTC Input Frequency	f32KIN	32kHz watch crystal		32.768		kHz
JTAG/FLASH PROGRAMM	IING					
Flash Erase Time		Mass erase	200			ma
Flash Erase Time		Page erase	20			- ms
Flash Programming Time			2.5		5.0	ms
Write/Erase Cycles		T <sub>A</sub> = +25°C	10,000			cycles
Data Retention		T <sub>A</sub> = +25°C	100			years
SPI TIMING			•			
SPI Master Operating Frequency	1/t <sub>MCK</sub>				f <sub>CK</sub> / 2	MHz
SPI Slave Operating Frequency	1/t <sub>SCK</sub>				f <sub>CK</sub> / 8	MHz
SCLK Output Pulse-Width High/Low	t <sub>MCH</sub> , t <sub>MCL</sub>		t <sub>MCK</sub> / 2 - 25			ns
SCLK Input Pulse-Width High/Low	tsch, tscl			t <sub>SCK</sub> / 2		ns
MOSI Output Hold Time after SCLK Sample Edge	tMOH	C <sub>L</sub> = 50pF	t <sub>MCK</sub> / 2 - 25			ns
MOSI Output Valid to Sample Edge	t <sub>MOV</sub>		t <sub>MCK</sub> / 2 - 25			ns
MISO Input Valid to SCLK Sample Edge Rise/Fall Setup	t <sub>MIS</sub>		30			ns
MISO Input to SCLK Sample Edge Rise/Fall Hold	tMIH		0			ns



## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{DD(MIN)})$  to  $V_{DD(MAX)}$ ,  $V_{DDIO} = 2.7V$  to 3.6V,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ .) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Inactive to MOSI Inactive	tMLH		t <sub>MCK</sub> / 2 - 25			ns
MOSI Input to SCLK Sample Edge Rise/Fall Setup	t <sub>SIS</sub>		30			ns
MOSI Input from SCLK Sample Edge Transition Hold	tsiH		t <sub>CK</sub> + 25			ns
MISO Output Valid after SCLK Shift Edge Transition	tsov				3t <sub>CK</sub> + 25	ns
SS Inactive	tssh		t <sub>CK</sub> + 25			ns
SCLK Inactive to SS Rising	t <sub>SD</sub>		t <sub>CK</sub> + 25			ns
MISO Output Disabled after CS Edge Rise	tslh				2t <sub>CK</sub> + 50	ns
SS Active to First Shift Edge	tsse		4t <sub>CK</sub>			ns

**Note 1:** Specifications to -40°C are guaranteed by design and not production tested.


Note 2: Guaranteed by design.

**Note 3:** Measured on the  $V_{DD}$  pin with  $V_{DD} = 2.75V$  and not in reset.


## SPI Master Timing



## SPI Slave Timing



## **Typical Operating Characteristics**



10

f<sub>HFIN</sub> (MHz)

15

0

5

## **Pin Description**

	PIN		NAME	FUNCTION
TQFN-EP	QFN-EP	LQFP	NAME	FUNCTION
40	49	70	V <sub>DD</sub>	Digital Supply Voltage
22	27	36, 62	V <sub>DDIO</sub>	I/O Supply Voltage
23, 35	28, 42	39, 63	GND	Ground
45	54	83	V <sub>LCD</sub>	<b>LCD Bias-Control Voltage.</b> Highest LCD drive voltage used with static bias. Connected to an external source.
46	55	84	V <sub>LCD1</sub>	<b>LCD Bias, Voltage 1.</b> LCD drive voltage used with 1/2 and 1/3 LCD bias. An internal resistor- divider sets the voltage. External resistors and capacitors can be used to change the LCD voltage or drive capability at this pin.
47	56	85	V <sub>LCD2</sub>	<b>LCD Bias, Voltage 2.</b> LCD drive voltage used with 1/3 LCD bias. An internal resistor-divider sets the voltage. External resistors and capacitors can be used to change LCD voltage or drive capability at this pin.
48	57	86	V <sub>ADJ</sub>	<b>LCD Adjustment Voltage.</b> Connect to an external resistor to provide external control of the LCD contrast. Leave disconnected for internal contrast adjustment.
28	33	50	RESET	<b>Digital, Active-Low, Reset Input/Output.</b> The CPU is held in reset when this is low and begins executing from the reset vector when released. The pin includes pullup current source and should be driven by an open-drain, external source capable of sinking in excess of 2mA. This pin is driven low as an output when an internal reset condition occurs.
42	51	76	HFXIN	<b>High-Frequency Crystal Input.</b> Connect an external crystal or resonator between HFXIN and HFXOUT as the high-frequency system clock. Alternatively, HFXIN is the input for an external, high-frequency clock source when HFXOUT is floating.
41	50	71	HFXOUT	High-Frequency Crystal Output/Input. Connect an external crystal or resonator between HFXIN and HFXOUT as the high-frequency system clock. Alternatively, float HFXOUT when an external, high-frequency clock source is connected to the HFXIN pin.



# Pin Description (continued)

	PIN								
TQFN-EP	QFN-EP	LQFP	NAME				FUNCT	ION	
29	34	52	32KIN	32KOUT a	s the low-fr	equency sy	stem clock	32kHz watch crystal l a. Alternatively, 32KII F is floating.	
30	35	53	32KOUT	32KIN and	32KOUT a	as the low-fr	equency sy	ernal, 32kHz watch of stem clock. Alternat onnected to the 32KII	ively, float 32KOUT
				These por outputs. A a pin's LC bit enable function o	t pins funct Il port pins D function s the LCD f n all pins.	ion as both are default disables th or all pins o	bidirection ed as input e general-p on this port	Port; LCD Segment- al I/O pins and LCD s with weak pullup afte urpose I/O on the pin and disables the ger	segment-drive er a reset. Enabling . Setting the PCF1 heral-purpose I/O
			P1.0-	56-PIN	68-PIN	100-PIN	PORT		E FUNCTION
1–8	66, 67,	97, 98,	P1.7;	1	66	97	P1.0		G8
	68; 1–5	3–8	SEG8- SEG15	2	67	98	P1.1		G9
		:	3LG 13	3	68	3	P1.2		G10
		5 2 5 P1.4 SEG12 6 3 6 P1.5 SEG13 7 4 7 P1.6 SEG14 8 5 8 P1.7 SEG15  General-Purpose, 8-Bit, Digital, I/O, Type-C Port; LCD Segment-Driver Output. These port pins function as both bidirectional I/O pins and LCD segment-drive		4	1	4	P1.3		
				7	•			SEC	G14
				8	5	8	P1.7	SEC	G15
				These por outputs. A a pin's LC	t pins funct II port pins D function s the LCD f	ion as both are default disables th	bidirection ed as input e general-p	•	segment-drive er a reset. Enabling . Setting the PCF2
				56-PIN	68-PIN	100-PIN	PORT	ALTERNATE	FUNCTIONS
		9, 10,	P2.0-	30-1 114	00-1 114	100-1 114	1 0111	56-PIN	68-PIN
9–12	6–13	11, 14–	P2.7; SEG16-	_	6	9	P2.0	_	SEG16
		18	SEG23	_	7	10	P2.1	_	SEG17
				_	8	11	P2.2	_	SEG18
				_	9	14	P2.3	_	SEG19
				9	10	15	P2.4	SEG16	SEG20
				10	11	16	P2.5	SEG17	SEG21
				11	12	17	P2.6	SEG18	SEG22
				12	13	18	P2.7	SEG19	SEG23



# Pin Description (continued)

	PIN						FILL	TION		
TQFN-EP	QFN-EP	LQFP	NAME				FUNC	CTION		
13–16	14-21	19–23, 27, 28,	P3.0- P3.7; SEGx;	segment-creset. The external in Setting the purpose I/O It is possi interrupt enot to enathis could	ectable Interderive output port pads of terrupt is ender PCF3 bit ender port pads of terrupt is ender port pads of terrupt is ender pads of the extender pad	errupt. This is. All port poan be confinabled, the enables the on all pins.  The LCD are to be establed ernal interrotentially hims.	port function ins are defactions are defactions as a LCD function LCD for all dinterrupt dished prior upt while the armful con	ns as both be aulted as input on external in on on the as pins on this functions or to setting the LCD is in	pidirectional I puts with weatherrupt for pirections and discontinuous and the same put PCF0 bit. (Inormal operween the LCE	thput; External /O pins and LCD ak pullups after a ns 7 to 4. If the is disabled. ables the general- port. To do this, the Care must be taken rational mode, as O controller output
15-10	14-21	29	INT4-						TERNATE F	UNCTIONS
			INT7	56-PIN	68-PIN	100-PIN	PORT	56-	PIN	68-PIN
				_	14	19	P3.0	-	_	SEG24
				_	15	20	P3.1	_		SEG25
				_	16	21	P3.2	_	_	SEG26
				_	17	22	P3.3	-	_	SEG27
				13	18	23	P3.4	SEG2	0/INT4	SEG28/INT4
				14	19	27	P3.5	SEG2	1/INT5	SEG29/INT5
				15	20	28	P3.6	SEG2	2/INT6	SEG30/INT6
				16	21	29	P3.7	SEG2	3/INT7	SEG31/INT7
				function a	s either seg				<b>ut.</b> The selec ode signal is	tion of a pin controlled by the
			050	56-PIN	68-PIN	100-PIN		FUNCTION	1	ALTERNATE
17–21	22–26	30–34	SEGx; COM3-	00 1	00 1		56-PIN	68-PIN	100-PIN	FUNCTIONS
'' - '		00 04	COM0	17	22	30	SEG24	SEG32	SEG32	_
				18	23	31	SEG25	SEG33	COM3	COM3
				19	24	32	SEG26	SEG34	COM2	COM2
				20	25	33	SEG27	SEG35	COM1	COM1
				21	26	34	_	COM0	COM0	_
			P4.0- P4.3;		e Interrupt					tternal Edge- must be enabled
24 27	20.22	40–43	TCK/TDI/	56-PIN	68-PIN	100-PIN	PORT	AL	TERNATE F	UNCTIONS
24–27	29–32	40-43	TMS/ TDO;	24	29	40	P4.0	T	CK	INT8
			INT8,	25	30	41	P4.1	Т	DI	INT9
			INT9	26	31	42	P4.2	TI	MS	
				27	32	43	P4.3	T	00	_

# Pin Description (continued)

PIN				FUNCTION
TQFN-EP	QFN-EP	LQFP	NAME	FUNCTION
_	36	54	P5.2/RX1/ INT10	General-Purpose, Digital, I/O, Type-D Port; Serial Port 1 Receive; External Edge-Selectable Interrupt 10
_	37	56	P5.3/TX1/ INT11	General-Purpose, Digital, I/O, Type-D Port; Serial Port 1 Transmit; External Edge-Selectable Interrupt 11
31	38	57	P5.4/SS	General-Purpose, Digital, I/O, Type-C Port; Active-Low, SPI, Slave-Select Input.  Becomes the slave-select input in SPI mode.
32	39	58	P5.5; MOSI	General-Purpose, Digital, I/O, Type-C Port; SPI, Master-Out Slave-In Output. Data is clocked out of the microcontroller on SCLK's falling edge and into the slave device on SCLK's rising edge. Becomes MOSI input in SPI mode.
33	40	59	P5.6; SCLK	General-Purpose, Digital, I/O, Type-C Port; SPI, Clock Output. Becomes SCLK input in slave mode but limited to SYSCLK / 8.
34	41	60	P5.7/ MISO	General-Purpose, Digital, I/O, Type-C Port; SPI, Master-In Slave-Out Input. Data is clocked out of the slave on SCLK's falling edge and into the microcontroller on SCLK's rising edge. Becomes MISO output in slave mode.
36	43	64	P6.0/T1B/ INT12	General-Purpose, Digital, I/O, Type-D Port; Timer 1 Alternative Output (PWM); External Edge-Selectable Interrupt 12
37	44	65	P6.1/T1/ INT13	General-Purpose, Digital, I/O Type-D Port; Timer 1 Output (PWM); External Edge-Selectable Interrupt 13
_	45	66	P6.2/T2B/ OW_OUT	General-Purpose, Digital, I/O, Type-D Port; Timer 2 Alternative Output (PWM); 1-Wire Data Output
_	46	67	P6.3/T2/ OW_IN	General-Purpose, Digital, I/O, Type-D Port; Timer 2 Output (PWM); 1-Wire Data Input
38	47	68	P6.4/T0B/ WKOUT0	General-Purpose, Digital, I/O, Type-C Port; Timer 0 Alternative Output (PWM); Wakeup Output 0
39	48	69	P6.5/T0/ WKOUT1	General-Purpose, Digital, I/O, Type-C Port; Timer 0 Output (PWM); Wakeup Output 1
43	52	81	P7.0/TX0/ INT14	General-Purpose, Digital, I/O, Type-D Port; Serial Port 0 Transmit; External, Edge-Selectable Interrupt 14
44	53	82	P7.1/RX0/ INT15	General-Purpose, Digital, I/O, Type-D Port; Serial Port 0 Receive; External Edge-Selectable Interrupt 15




# \_Pin Description (continued)

	PIN								
TQFN-EP	QFN-EP	LQFP	NAME				FUNCT	ION	
49–56	58–65	89–96	P0.0- P0.7; SEG0- SEG7;	Edge-Sele LCD segm after a rese 4. If the exit disabled. It is possil the interrul taken not a mode, as a	ectable Integrated and Integrated actions and Intercept and Intercept and Integrated and Integra	rrupt. This putputs. All putputs. All putputs. All putputs enable per putput is enable per putput is enable. All putput is enable external esult in pot	poort function out pins are perconfigured bled, the LC ables the LC on all pins. If interrupt further the ablished pricinterrupt whentially harrosport poort of the perconfigure of the pe	ns as both bidirections as both bidirections defaulted as inputed as an external into the ascential price on the ascential price on the same of the sa	with weak pullup terrupt for pins 7 to associated pin is his port and disables e port. To do this, for bit. Care must be armal operational ween the LCD
			INTO-	56-PIN	68-PIN	100-PIN	PORT	ALTERNATI	E FUNCTIONS
			INT3	49	58	89	P0.0	SEG0	_
				50	59	90	P0.1	SEG1	_
				51	60	91	P0.2	SEG2	_
				52	61	92	P0.3	SEG3	_
			53 62 93 P0.4 SEG4 54 63 94 P0.5 SEG5 55 64 95 P0.6 SEG6 56 65 96 P0.7 SEG7	SEG4	INT0				
				SEG5	INT1				
				SEG6	INT2				
		54 63 94 P0.5 SEG5 55 64 95 P0.6 SEG6 56 65 96 P0.7 SEG7 1, 2, 12, 13, 24,	INT3						
_	_		N.C.	No Conne	<b>ction.</b> Thes	e pins shou	ıld not be co	onnected.	
_	<u> </u>	_	EP	Exposed I		osed padd	le is on the	under side of the pa	ackage. It should be



## **Block Diagram**



## **Detailed Description**

The following is an introduction to the primary features of the microcontroller. More detailed descriptions of the device features can be found in the data sheets, errata sheets, and user's guides described later in the *Additional Documentation* section.

#### **MAXQ Core Architecture**

The MAXQ2000 is a low-cost, high-performance, CMOS, fully static, 16-bit RISC microcontroller with flash memory and an integrated 100- or 132-segment LCD controller. It is structured on a highly advanced, accumulator-based, 16-bit RISC architecture. Fetch and execution operations are completed in one cycle without pipelining, because the instruction contains both the op code and data. The result is a streamlined 20 million instructions-per-second (MIPS) microcontroller.

The highly efficient core is supported by a 16-level hardware stack, enabling fast subroutine calling and task switching. Data can be quickly and efficiently manipulated with three internal data pointers. Multiple data pointers allow more than one function to access data memory without having to save and restore data pointers each time. The data pointers can automatically increment or decrement following an operation, eliminating the need for software intervention. As a result, application speed is greatly increased.

#### **Instruction Set**

The instruction set is composed of fixed-length, 16-bit instructions that operate on registers and memory locations. The instruction set is highly orthogonal, allowing arithmetic and logical operations to use any register along with the accumulator. Special-function registers control the peripherals and are subdivided into register modules. The family architecture is modular, so that new devices and modules can reuse code developed for existing products.

The architecture is transport-triggered. This means that writes or reads from certain register locations can also cause side effects to occur. These side effects form the basis for the higher-level op codes defined by the assembler, such as ADDC, OR, JUMP, etc. The op codes are actually implemented as MOVE instructions between certain register locations, while the assembler handles the encoding, which need not be a concern to the programmer.

The 16-bit instruction word is designed for efficient execution. Bit 15 indicates the format for the source field of the instruction. Bits 0 to 7 of the instruction represent the source for the transfer. Depending on the value of the

format field, this can either be an immediate value or a source register. If this field represents a register, the lower four bits contain the module specifier and the upper four bits contain the register index in that module.

Bits 8 to 14 represent the destination for the transfer. This value always represents a destination register, with the lower four bits containing the module specifier and the upper three bits containing the register subindex within that module. Any time that it is necessary to directly select one of the upper 24 registers as a destination, the prefix register, PFX, is needed to supply the extra destination bits. This prefix register write is inserted automatically by the assembler and requires only one additional execution cycle.

## **Memory Organization**

The device incorporates several memory areas:

- 4kB utility ROM,
- 32kWords of flash memory for program storage,
- 1kWord of SRAM for storage of temporary variables, and
- 16-level stack memory for storage of program return addresses and general-purpose use.

The memory is arranged by default in a Harvard architecture, with separate address spaces for program and data memory. A special mode allows data memory to be mapped into program space, permitting code execution from data memory. In addition, another mode allows program memory to be mapped into data space, permitting code constants to be accessed as data memory.

The incorporation of flash memory allows the devices to be reprogrammed, eliminating the expense of throwing away one-time programmable devices during development and field upgrades. Flash memory can be password protected with a 16-word key, denying access to program memory by unauthorized individuals.

A pseudo-Von Neumann memory map can also be enabled. This places the utility ROM, code, and data memory into a single contiguous memory map. This is useful for applications that require dynamic program modification or unique memory configurations.

#### **Stack Memory**

A 16-bit-wide internal stack provides storage for program return addresses and general-purpose use. The stack is used automatically by the processor when the CALL, RET, and RETI instructions are executed and interrupts serviced. The stack can also be used explicitly to store and retrieve data by using the PUSH, POP, and POPI instructions.






Figure 1. Memory Map

On reset, the stack pointer, SP, initializes to the top of the stack (0Fh). The CALL, PUSH, and interrupt-vectoring operations increment SP, then store a value at the location pointed to by SP. The RET, RETI, POP, and POPI operations retrieve the value @SP and then decrement SP.

#### **Utility ROM**

The utility ROM is a 4kB block of internal ROM memory that defaults to a starting address of 8000h. The utility ROM consists of subroutines that can be called from application software. These include:

- In-system programming (bootstrap loader) over JTAG or UART interfaces
- In-circuit debug routines
- Test routines (internal memory tests, memory loader, etc.)
- User-callable routines for in-application flash programming and fast table lookup

Following any reset, execution begins in the utility ROM. The ROM software determines whether the program execution should immediately jump to location 0000h, the start of user-application code, or to one of the special routines mentioned. Routines within the utility ROM are user-accessible and can be called as subroutines by the application software. More information on the utility ROM contents is contained in the MAXQ Family User's Guide: MAXQ2000 Supplement.

Some applications require protection against unauthorized viewing of program code memory. For these applications, access to in-system programming, inapplication programming, or in-circuit debugging functions is prohibited until a password has been supplied. The password is defined as the 16 words of physical program memory at addresses x0010h to x001Fh.

A single password lock (PWL) bit is implemented in the SC register. When the PWL is set to one (power-on reset default), the password is required to access the utility ROM, including in-circuit debug and in-system programming routines that allow reading or writing of internal memory. When PWL is cleared to zero, these utilities are fully accessible without password. The password is automatically set to all ones following a mass erase.

#### **Programming**

The flash memory of the microcontroller can be programmed by two different methods: in-system programming and in-application programming. Both

methods afford great flexibility in system design as well as reduce the life-cycle cost of the embedded system. These features can be password protected to prevent unauthorized access to code memory.

#### In-System Programming

An internal bootstrap loader allows the device to be reloaded over a simple JTAG interface. As a result, software can be upgraded in-system, eliminating the need for a costly hardware retrofit when updates are required. Remote software uploads are possible that enable physically inaccessible applications to be frequently updated. The interface hardware can be a JTAG connection to another microcontroller, or a connection to a PC serial port using a serial-to-JTAG converter such as the MAXQJTAG-001, available from Maxim Integrated Products. If in-system programmability is not required, a commercial gang programmer can be used for mass programming.

Activating the JTAG interface and loading the test access port (TAP) with the system programming instruction invokes the bootstrap loader. Setting the SPE bit to 1 during reset through the JTAG interface executes the bootstrap-loader-mode program that resides in the utility ROM. When programming is complete, the bootstrap loader can clear the SPE bit and reset the device, allowing the device to bypass the utility ROM and begin execution of the application software.

The following bootstrap loader functions are supported:

- Load
- Dump
- CRC
- Verify
- Erase

Optionally, the bootstrap loader can be invoked by the application code. In this mode, the application software would configure the SPE and PSS bits for UART communication, then jump to the start of the utility ROM. In this way, the bootstrap loader can be accessed through another UART-enabled peripheral, or a PC serial port through an RS-232 transceiver such as the MAX232. Because the bootstrap loader defaults to the JTAG configuration on reset, the UART versus JTAG selection must be made from the application code. As a result, bootstrap loader access through the UART is not possible in an unprogrammed device.



#### In-Application Programming

The in-application programming feature allows the microcontroller to modify its own flash program memory while simultaneously executing its application software. This allows on-the-fly software updates in mission-critical applications that cannot afford downtime. Alternatively, it allows the application to develop custom loader software that can operate under the control of the application software. The utility ROM contains user-accessible flash programming functions that erase and program flash memory. These functions are described in detail in the user's guide supplement for this device.

## Register Set

Most functions of the device are controlled by sets of registers. These registers provide a working space for memory operations as well as configuring and addressing peripheral registers on the device. Registers are divided into two major types: system registers and peripheral registers. The common register set, also known as the system registers, includes the ALU, accumulator registers, data pointers, interrupt vectors and control, and stack pointer. The peripheral registers define additional functionality that may be included by different products based on the MAXQ architecture. This functionality is broken up into discrete modules so that only the features required for a given product need to be included. Tables 1 and 4 show the MAXQ2000 register set.

**Table 1. System Register Map** 

REGISTER			MODULE	NAME (BASE S	PECIFIER)		
INDEX	AP (8h)	A (9h)	PFX (Bh)	IP (Ch)	SP (Dh)	DPC (Eh)	DP (Fh)
0xh	AP	A[0]	PFX	IP	_	_	_
1xh	APC	A[1]	_	_	SP	_	_
2xh	_	A[2]	_	_	IV	_	_
3xh	_	A[3]	_	_	_	Offs	DP0
4xh	PSF	A[4]	_		_	DPC	_
5xh	IC	A[5]	_	_	_	GR	_
6xh	IMR	A[6]	_	_	LC0	GRL	_
7xh	_	A[7]	_	_	LC1	ВР	DP1
8xh	SC	A[8]	_	_	_	GRS	_
9xh	_	A[9]	_	_	_	GRH	_
Axh	_	A[10]	_	_	_	GRXL	_
Bxh	IIR	A[11]	_	_	_	FP	_
Cxh	_	A[12]	_	_	_	_	_
Dxh	_	A[13]	_	_	_	_	_
Exh	CKCN	A[14]	_	_	_	_	_
Fxh	WDCN	A[15]	_	_	_	_	_

**Note:** Names that appear in italics indicate that all bits of a register are read-only. Names that appear in bold indicate that a register is 16 bits wide. Registers in module AP are bit addressable.



# MAXQ2000

# **Low-Power LCD Microcontroller**

OEC ICA								REGIS	REGISTER BIT							
nEgisten	15	14	13	12	11	10	6	8	2	9	5	4	3	2	ı	0
АР									—	1	1	1		AP (4	AP (4 bits)	
APC									SLR	SOI		-		MOD2	MOD1	MODO
PSF									Z	S	-	GPF1	GPF0	۸٥	0	ш
0									1	1	CGDS	1	1	1	SNI	IGE
IMB									SMI	-	-	1M4	EMI3	IM2	IM1	IMO
SC									TAP	1	1	CDA0	I	ROD	PWL	1
E									SII	1	1	114	EII3	112	111	0
CKCN									_	RGSL	RGMD	STOP	SWB	PMME	CD1	CD0
WDCN									POR	EWDI	WD1	WDO	WDIF	WTRF	EWT	RWT
A[n] (015)								) [u]Y	A[n] (16 bits)							
PFX								) XHA	PFX (16 bits)							
Ы								IP (1	IP (16 bits)							
SP			1	1	1	1	1	1	1	-	-	I		SP (4	SP (4 bits)	
>								IV (1	IV (16 bits)							
[C[0]								[0]   	_C[0] (16 bits)							
LC[1]								LC[1]	LC[1] (16 bits)							
Offs												) s#O	Offs (8 bits)			
DPC			1			_			_	_	_	WBS2	WBS1	WBS0	SDPS1	SDPS0
GR	GR.15	GR.14	GR.13	GR.12	GR.11	GR.10	GR.9	GR.8	GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0
GRL									GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0
BP								BP (	BP (16 bits)							
GRS	GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0	GR.15	GR.14	GR.13	GR.12	GR.11	GR.10	GR.9	GR.8
GRH									GR.15	GR.14	GR.13	GR.12	GR.11	GR.10	GR.9	GR.8
GRXL	GR.7	GR.7	GR.7	GR.7	GR.7	GR.7	GR.7	GR.7	GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0
FP								FP (1	FP (16 bits)							
[0]AQ								DP[0]	DP[0] (16 bits)							
DP[1]								DP[1]	DP[1] (16 bits)							

Table 2. System Register Bit Functions

**Table 3. System Register Bit Reset Values** 

DEGIOTES								REGIST	TER BIT	Γ						
REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AP									0	0	0	0	0	0	0	0
APC									0	0	0	0	0	0	0	0
PSF									1	0	0	0	0	0	0	0
IC									0	0	0	0	0	0	0	0
IMR									0	0	0	0	0	0	0	0
SC									0	0	0	0	0	0	S	0
IIR									0	0	0	0	0	0	0	0
CKCN									0	S	S	0	0	0	0	0
WDCN									S	S	0	0	0	0	0	0
A[n] (015)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PFX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SP	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
IV	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LC[0]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LC[1]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Offs									0	0	0	0	0	0	0	0
DPC	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0
GR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GRL									0	0	0	0	0	0	0	0
BP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GRS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GRH									0	0	0	0	0	0	0	0
GRXL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DP0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DP1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 4. Peripheral Register Map** 

REGISTER			MODULE NAME (I	BASE SPECIFIER)		
INDEX	M0 (x0h)	M1 (x1h)	M2 (x2h)	M3 (x3h)	M4 (x4h)	M5 (x5h)
0xh	PO0	PO4	MCNT	T2CNA0	T2CNA1	_
1xh	PO1	PO5	MA	T2H0	T2H1	_
2xh	PO2	PO6	МВ	T2RH0	T2RH1	_
3xh	PO3	PO7	MC2	T2CH0	T2CH1	_
4xh	_	_	MC1	_	T2CNA2	_
5xh	_	_	MC0	SPIB	T2H2	_
6xh	EIF0	EIF1	SCON0	SCON1	T2RH2	_
7xh	EIE0	EIE1	SBUF0	SBUF1	T2CH2	_
8xh	PI0	PI4	SMD0	SMD1	T2CNB1	_
9xh	PI1	PI5	PR0	PR1	T2V1	_
Axh	PI2	PI6	_	_	T2R1	_
Bxh	PI3	PI7	MC1R	_	T2C1	_
Cxh	EIES0	EIES1	MC0R	T2CNB0	T2CNB2	_
Dxh	_	_	LCRA	T2V0	T2V2	_
Exh	_	_	LCFG	T2R0	T2R2	_
Fxh	_	_	LCD16	T2C0	T2C2	_
10xh	PD0	PD4	LCD0	T2CFG0	T2CFG1	_
11xh	PD1	PD5	LCD1	_	T2CFG2	_
12xh	PD2	PD6	LCD2	_	_	_
13xh	PD3	PD7	LCD3	OWA	_	_
14xh	_	_	LCD4	OWD	_	_
15xh	_	_	LCD5	SPICN	_	_
16xh	_	_	LCD6	SPICF	_	_
17xh	_	_	LCD7	SPICK	_	_
18xh	_	_	LCD8	ICDT0	_	_
19xh	RCNT	_	LCD9	ICDT1	_	_
1Axh	RTSS	_	LCD10	ICDC	_	_
1Bxh	RTSH	_	LCD11	ICDF	_	_
1Cxh	RTSL	_	LCD12	ICDB	_	_
1Dxh	RSSA	_	LCD13	ICDA	_	_
1Exh	RASH	SVS	LCD14	ICDD	_	_
1Fxh	RASL	WKO	LCD15	TM	_	_

**Note:** Names that appear in italics indicate that all bits of a register are read-only. Names that appear in bold indicate that a register is 16 bits wide.

Table 5. Peripheral Register Bit Functions

15   14   13   12   11   10   9   8   7   6   5   6   15   10   10   10   10   10   10   10	REGISTER								REGI	REGISTER BIT							
POD (8 bits)   POD		15	14	13	12	11	10	6	8	7	9	2	4	3	2	-	0
Mathematical Control of the contro	PO0												) 00d	8 bits)			
1	PO1												PO1 (	8 bits)			
No.   No.	PO2												PO2 (	8 bits)			
Mathematical Mat	PO3												PO3 (	8 bits)			
Main	EIFO									IE7	9EI	IE5	1E4	E3I	IE2	IE1	031
Mathematical Mat	EIEO									EX7	EX6	EX5	EX4	EX3	EX2	EX1	EXO
Mathematical Mat	PIO												8) OIA	bits)			
Mathematical Mat	PI1												PI1 (8	bits)			
Mathematical Mat	PI2												P12 (8	bits)			
Mathematical Mat	PI3												8) EIA	bits)			
Mathematical Mat	IES0									LT7	IT6	IT5	114	ELI	IT2	IT1	OLI
Mathematical Mat	0Oc												PD0 (	8 bits)			
ME   ME   ME   ME   ME   ME   ME   ME	PD1												PD1 (	8 bits)			
WE   X32D   ACS         ALSF   ALDF   RDY   BLGS   bits)   ACE   ADF   ALDF   ALDF   ALDF   ALDF   ALDF   ALDF   ACE   ADF   AD	PD2												PD2 (	8 bits)			
ME   X3CH   ACS   ACS   ACS   AL   AL   ALD   ALD   ALD   ACD   BUSY   ASE   ADE	D3												PD3 (	8 bits)			
FITSH (16 bits)   FITSH (16	CNT	WE	X32D	ACS		1				ALSF	ALDF	RDYE	RDY	BUSY	ASE	ADE	RTCE
RTSL (16 bits)   RTSL (17 bits)   RTSL	TSS ST												RTSS (	(8 bits)			
ATSL (16 bits)   ATSL	TSH								RTSF	4 (16 bits)							
Paris   Pari	TSL (								RTSL	- (16 bits)							
A	SSA												RSSA	(8 bits)			
RASL (16 bits)           ASL (16 bits)         C         C         C         CA (5 bits)           C	ASH												RASH	(8 bits)			
Color   Colo	ASL								RASI	- (16 bits)							
Color   Colo	904											-			O4 (5 bits	(	
Mathematical Control	305												PO5 (	8 bits)			
Color   Colo	900												) 90d	8 bits)			
Mathematical Control	200									1		-	_	_	1	PO7 (	2 bits)
Mathematical Control	EIF1									IE15	IE14	IE13	IE12	IE11	IE10	E9	831
Color   Colo	EIE1									EX15	EX14	EX13	EX12	EX11	EX10	EX9	EX8
PIS (8 bits)	PI4									_	_				PI4 (5 bits)		
Pig (8 bits)	PIS												8) SIA	bits)			
Comparison	PI6												8) 9IA	bits)			
Total Control Contro	PI7									_			_	_		2) ZIA	Pits)
PD5 (8 bits)	IES1									IT15	IT14	IT13	IT12	1111	IT10	1T9	8LI
	PD4														D4 (5 bits	)	
	2D5												PD5 (	8 bits)			
	9Oc												PD6 (	8 bits)			

# MAXQ2000

# **Low-Power LCD Microcontroller**

BEGISTER								REGIS	REGISTER BIT							
i	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
PD7															PD7 (2	(2 bits)
SVS									SV67	SV66	SV65	SV64			SV71	SV70
WKO														WKL	WKE1	WKE0
MCNT									OF	MCW	CLD	SQU	OPCS	MSUB	MMAC	SUS
MA								MA (	MA (16 bits)							
MB								MB (	MB (16 bits)							
MC2								MC2	MC2 (16 bits)							
MC1								MC1	MC1 (16 bits)							
MC0								MC0	MC0 (16 bits)							
SCONO									SM0/FE	SM1	SM2	REN	TB8	RB8	TI	R
SBUF0												SBUF0 (8 bits)	(8 bits)			
SMD0												-		ESIO	SMODO	FEDEO
PR0								PRO	PR0 (16 bits)							
MC1R								MC1R	MC1R (16 bits)							
MCOR								MCOR	MCOR (16 bits)							
LCRA	1		1	DUTY1	DUTYO	FRM3	FRM2	FRM1	FRMO	SOOT	LRIG	LRA4	LRA3	LRA2	LRA1	LRA0
LCFG									PCF3	PCF2	PCF1	PCF0	_		OPM	DPE
LCD[015]												LCD[015] (8 bits)	5] (8 bits)			
T2CNA0									ET2	T20E0	T2POL0	TR2L	TR2	CPRL2	SS2	G2EN
T2H0									T2V0.15		T2V0.14 T2V0.13	T2V0.12	T2V0.11	T2V0.10	T2V0.9	T2V0.8
T2RH0									T2R0.15	T2R0.14	T2R0.15   T2R0.14   T2R0.13   T2R0.12   T2R0.11   T2R0.10	T2R0.12	T2R0.11	T2R0.10	T2R0.9	T2R0.8
Т2СН0									T2C0.15	T2C0.14	T2C0.15 T2C0.14 T2C0.13 T2C0.12 T2C0.11 T2C0.10	T2C0.12	T2C0.11	T2C0.10	T2C0.9	T2C0.8
SPIB								SPIB	SPIB (16 bits)							
SCON1									SM0/FE	SM1	SM2	REN	LB8	RB8	TI	R
SBUF1												SBUF1 (8 bits)	(8 bits)			
SMD1														ESI1	SMOD1	FEDE1
PR1								PR1	PR1 (16 bits)							
T2CNB0									ET2L	T20E1	T2POL1	TR2L	TF2	TF2L	TCC2	TC2L
T2V0	T2V0.15	T2V0.14 T2V0.13	T2V0.13	T2V0.12	T2V0.12 T2V0.11 T2V0.10	T2V0.10	T2V0.9	T2V0.8	T2V0.7	T2V0.6	T2V0.5	T2V0.4	T2V0.3	T2V0.2	T2V0.1	T2V0.0
T2R0	T2R0.15	T2R0.15 T2R0.14 T2R0.13	T2R0.13	T2R0.12	12R0.12 T2R0.11 T2R0.10	T2R0.10	T2R0.9	T2R0.8	T2R0.7	T2R0.6	T2R0.5	T2R0.4	T2R0.3	T2R0.2	T2R0.1	T2R0.0
T2C0	T2C0.15	T2C0.15 T2C0.14 T2C0.13	T2C0.13	T2C0.12	F2C0.12 T2C0.11 T2C0.10	T2C0.10	T2C0.9	T2C0.8	T2C0.7	T2C0.6	T2C0.5	T2C0.4	T2C0.3	T2C0.2	T2C0.1	T2C0.0
T2CFG0									T2CI	DIV2	DIV1	DIVO	T2MD	CCF1	CCF0	C/T2
OWA														A2	A1	AO
OWD												OWD (	OWD (8 bits)			
SPICN									STBY	SPIC	ROVR	WCOL	MODF	MODFE	MSTM	SPIEN

Table 5. Peripheral Register Bit Functions (continued)

# **MAXQ2000**

Table 5. Peripheral Register Bit Functions (continued)

0.10.10								REGI	REGISTER BIT							
חם וכוסם ה	15	14	13	12	11	10	6	8	2	9	9	4	3	7	1	0
SPICF									ESP11	-		I		CHR	СКРНА	CKPOL
SPICK									CKR7	OKR6	CKR5	CKR4	CKR3	CKR2	CKR1	CKR0
ICDC									DME	I	REGE	I	CMD3	CMD2	CMD1	CMD0
ICDF									l	I	I	I	PSS1	DSS4	SPE	TXC
ICDB												ICDB (	CDB (8 bits)			
ICDA								ICDA	CDA (16 bits)							
ICDD								ICDD	ICDD (16 bits)							
T2CNA1									ET2	T20E0	T2POL0	TR2L	TR2	CPRL2	SS2	G2EN
T2H1									T2V1.15	T2V1.14	T2V1.13	T2V1.12	T2V1.11 T2V1.10	T2V1.10	T2V1.9	T2V1.8
T2RH1									T2R1.15	T2R1.14	T2R1.13	T2R1.12	T2R1.11	T2R1.10	T2R1.9	T2R1.8
T2CH1									T2C1.15	T2C1.14	T2C1.13	T2C1.12	T2C1.11	T2C1.10	T2C1.9	T2C1.8
T2CNA2									ET2	T20E0	T2POL0	TR2L	TR2	CPRL2	SS2	G2EN
T2H2									T2V2.15	T2V2.14	T2V2.14 T2V2.13	T2V2.12	T2V2.12   T2V2.11   T2V2.10	T2V2.10	T2V2.9	T2V2.8
T2RH2									T2R2.15		T2R2.14 T2R2.13	T2R2.12	T2R2.11 T2R2.10	T2R2.10	T2R2.9	T2R2.8
T2CH2									T2C2.15	T2C2.14	T2C2.13	T2C2.12	T2C2.11	T2C2.10	T2C2.9	T2C2.8
T2CNB1									ET2L	T20E1	T2POL1	TR2L	TF2	TF2L	TCC2	TC2L
T2V1	T2V1.15	T2V1.14	T2V1.13	T2V1.12	T2V1.12 T2V1.11	T2V1.10	T2V1.9	T2V1.8	T2V1.7	T2V1.6	T2V1.5	T2V1.4	T2V1.3	T2V1.2	T2V1.1	T2V1.0
T2R1 T	T2R1.15	<sup>-</sup> 2R1.15 T2R1.14	T2R1.13	T2R1.12	F2R1.12 T2R1.11	T2R1.10	T2R1.9	T2R1.8	T2R1.7	T2R1.6	T2R1.5	T2R1.4	T2R1.3	T2R1.2	T2R1.1	T2R1.0
T2C1 T	T2C1.15	T2C1.14	T2C1.13	T2C1.12	T2C1.11	T2C1.10	T2C1.9	T2C1.8	T2C1.7	T2C1.6	T2C1.5	T2C1.4	T2C1.3	T2C1.2	T2C1.1	T2C1.0
T2CNB2									ET2L	T20E1	T2POL1	TR2L	TF2	TF2L	TCC2	TC2L
T2V2	T2V2.15	T2V2.14 T2V2.13	T2V2.13	_	T2V2.11	T2V2.12 T2V2.11 T2V2.10	T2V2.9	T2V2.8	T2V2.7	T2V2.6	T2V2.5	T2V2.4	T2V2.3	T2V2.2	T2V2.1	T2V2.0
T2R2	T2R2.15	T2R2.14	T2R2.13	T2R2.12	2R2.12 T2R2.11	T2R2.10	T2R2.9	T2R2.8	T2R2.7	T2R2.6	T2R2.5	T2R2.4	T2R2.3	T2R2.2	T2R2.1	T2R2.0
T2C2	T2C2.15	F2C2.15 T2C2.14	T2C2.13	T2C2.12	T2C2.11	T2C2.10	T2C2.9	T2C2.8	T2C2.7	T2C2.6	T2C2.5	T2C2.4	T2C2.3	T2C2.2	T2C2.1	T2C2.0
T2CFG1									T2CI	DIV2	DIV1	DIVO	T2MD	CCF1	CCF0	C/T2
T2CFG2									T2CI	DIV2	DIV1	DIVO	T2MD	CCF1	CCF0	C/T2

**Table 6. Peripheral Register Reset Values** 

								REGIST	TER BIT	Γ						
REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PO0									1	1	1	1	1	1	1	1
PO1									1	1	1	1	1	1	1	1
PO2									1	1	1	1	1	1	1	1
PO3									1	1	1	1	1	1	1	1
EIF0									0	0	0	0	0	0	0	0
EIE0									0	0	0	0	0	0	0	0
PI0									S	S	S	S	S	S	S	S
PI1									S	S	S	S	S	S	S	S
PI2									S	S	S	S	S	S	S	S
PI3									S	S	S	S	S	S	S	S
EIES0									0	0	0	0	0	0	0	0
PD0									0	0	0	0	0	0	0	0
PD1									0	0	0	0	0	0	0	0
PD2									0	0	0	0	0	0	0	0
PD3									0	0	0	0	0	0	0	0
RCNT	0	S	S	0	0	0	0	0	S	S	0	0	1	S	S	S
RTSS									S	S	S	S	S	S	S	S
RTSH	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
RTSL	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
RSSA									0	0	0	0	0	0	0	0
RASH									0	0	0	0	0	0	0	0
RASL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PO4									0	0	0	1	1	1	1	1
PO5									1	1	1	1	1	1	1	1
PO6									1	1	1	1	1	1	1	1
PO7									0	0	0	0	0	0	1	1
EIF1									0	0	0	0	0	0	0	0
EIE1									0	0	0	0	0	0	0	0
PI4									0	0	0	S	S	S	S	S
PI5									S	S	S	S	S	S	S	S
PI6									S	S	S	S	S	S	S	S
PI7									0	0	0	0	0	0	S	S
EIES1									0	0	0	0	0	0	0	0
PD4									0	0	0	0	0	0	0	0
PD5									0	0	0	0	0	0	0	0
PD6									0	0	0	0	0	0	0	0
PD7									0	0	0	0	0	0	0	0
SVS									0	0	0	0	0	0	0	0
WKO									0	0	0	0	0	0	0	0

**Table 6. Peripheral Register Reset Values (continued)** 

								REGIST	TER BIT							
REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCNT									0	0	0	0	0	0	0	0
MA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MB	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SCON0									0	0	0	0	0	0	0	0
SBUF0									0	0	0	0	0	0	0	0
SMD0									0	0	0	0	0	0	0	0
PR0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC1R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC0R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LCRA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LCFG									0	0	0	0	0	0	0	0
LCD[015]									0	0	0	0	0	0	0	0
T2CNA0									0	0	0	0	0	0	0	0
T2H0									0	0	0	0	0	0	0	0
T2RH0									0	0	0	0	0	0	0	0
T2CH0									0	0	0	0	0	0	0	0
SPIB	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SCON1									0	0	0	0	0	0	0	0
SBUF1									0	0	0	0	0	0	0	0
SMD1									0	0	0	0	0	0	0	0
PR1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNB0									0	0	0	0	0	0	0	0
T2V0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2R0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2C0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CFG0									0	0	0	0	0	0	0	0
OWA									0	0	0	0	0	0	0	0
OWD									0	0	0	0	0	0	0	0
SPICN									0	0	0	0	0	0	0	0
SPICF									0	0	0	0	0	0	0	0
SPICK									0	0	0	0	0	0	0	0
ICDC									S	S	S	S	S	S	S	S
ICDF									S	S	S	S	S	S	S	S
ICDB									S	S	S	S	S	S	S	S
ICDA	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
ICDD	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
T2CNA1									0	0	0	0	0	0	0	0

**Table 6. Peripheral Register Reset Values (continued)** 

REGISTER								REGIST	TER BIT	Γ						
REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
T2H1									0	0	0	0	0	0	0	0
T2RH1									0	0	0	0	0	0	0	0
T2CH1									0	0	0	0	0	0	0	0
T2CNA2									0	0	0	0	0	0	0	0
T2H2									0	0	0	0	0	0	0	0
T2RH2									0	0	0	0	0	0	0	0
T2CH2									0	0	0	0	0	0	0	0
T2CNB1									0	0	0	0	0	0	0	0
T2V1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2R1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2C1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNB2									0	0	0	0	0	0	0	0
T2V2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2R2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2C2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CFG1									0	0	0	0	0	0	0	0
T2CFG2									0	0	0	0	0	0	0	0

#### System Timing

For maximum versatility, the MAXQ2000 generates its internal system clock from one of five possible sources:

- Internal ring oscillator
- External high-frequency crystal or ceramic resonator, using an internal oscillator
- External high-frequency clock source
- External 32kHz crystal or ceramic resonator, using an internal oscillator
- External 32kHz clock source

A crystal warmup counter enhances operational reliability. Each time the external crystal oscillation must restart, such as after exiting Stop mode, the device initiates a crystal warmup period of 65,536 oscillations. This allows time for the crystal amplitude and frequency to stabilize before using it as a clock source. While in the warmup mode, the device can begin operation from the internal ring oscillator and automatically switch back to the crystal as soon as it is ready.




Figure 2. Clock Sources

## **Power Management**

Advanced power-management features minimize power consumption by dynamically matching the processing speed of the device to the required performance level. This means device operation can be slowed and power consumption minimized during periods of reduced activity. When more processing power is required, the microcontroller can increase its operating frequency. Software-selectable clock-divide operations allow flexibility, selecting whether a system clock cycle is 1, 2, 4, or 8 oscillator cycles. By performing this function in software, a lower power state can be entered without the cost of additional hardware.

For extremely power-sensitive applications, three additional low-power modes are available:

- PMM1: divide-by-256 power-management mode (PMME = 1, CD1:0 = 00b)
- PMM2: 32kHz power-management mode (PMME = 1, CD1:0 = 11b)
- Stop mode (STOP = 1)

In PMM1, one system clock is 256 oscillator cycles, significantly reducing power consumption while the microcontroller functions at reduced speed. In PMM2, the device can run even slower by using the 32kHz oscillator as the clock source. The optional switchback feature allows enabled interrupt sources including external interrupts, UARTs, and the SPI module to quickly exit the power-management modes and return to a faster internal clock rate.

Power consumption reaches its minimum in Stop mode. In this mode, the external oscillator, system clock, and all processing activity is halted. Stop mode is exited when an enabled external interrupt pin is triggered, an external reset signal is applied to the RESET pin, or the RTC time-of-day alarm is activated. Upon exiting Stop mode, the microcontroller can choose to wait for the external high-frequency crystal to complete its warmup period, or it can start execution immediately from its internal ring oscillator while the warmup period completes.

## Interrupts

Multiple interrupt sources are available for quick response to internal and external events. The MAXQ architecture uses a single interrupt vector (IV), single interrupt-service routine (ISR) design. For maximum flexibility, interrupts can be enabled globally, individually, or by module. When an interrupt condition occurs, its individual flag is set, even if the interrupt source is disabled at the local, module, or global level. Interrupt flags must be cleared within the user-interrupt routine

to avoid repeated interrupts from the same source. Application software must ensure a delay between the write to the flag and the RETI instruction to allow time for the interrupt hardware to remove the internal interrupt condition. Asynchronous interrupt flags require a one-instruction delay and synchronous interrupt flags require a two-instruction delay.

When an enabled interrupt is detected, software jumps to a user-programmable interrupt vector location. The IV register defaults to 0000h on reset or power-up, so if it is not changed to a different address, the user program must determine whether a jump to 0000h came from a reset or interrupt source.

Once software control has been transferred to the ISR, the interrupt identification register (IIR) can be used to determine if a system register or peripheral register was the source of the interrupt. The specified module can then be interrogated for the specific interrupt source and software can take appropriate action. Because the interrupts are evaluated by user software, the user can define a unique interrupt priority scheme for each application. The following interrupt sources are available. Sources marked with an asterisk are not available on the 56-pin version.

- Watchdog Interrupt
- External Interrupts 0 to 15 (INT10\*, INT11\*)
- RTC Time-of-Day and Subsecond Alarms
- Serial Port 0 Receive and Transmit Interrupts
- Serial Port 1 Receive and Transmit Interrupts\*
- SPI Mode Fault, Write Collision, Receive Overrun, and Transfer Complete Interrupts
- Timer 0 Low Compare, Low Overflow, Capture/Compare, and Overflow Interrupts
- Timer 1 Low Compare, Low Overflow, Capture/Compare, and Overflow Interrupts
- Timer 2 Low Compare, Low Overflow, Capture/Compare, and Overflow Interrupts
- 1-Wire Presence Detect, Transmit Buffer Empty, Transmit Shift Register Empty, Receive Buffer Full, and Shift Register Full, Short, and Low Interrupts\*

#### **Reset Sources**

Several reset sources are provided for microcontroller control. Although code execution is halted in the reset state, the high-frequency oscillator and the ring oscillator continue to oscillate. Internal resets such as the power-on and watchdog resets assert the RESET pin low.



#### **Power-On Reset**

An internal power-on reset circuit enhances system reliability. This circuit forces the device to perform a power-on reset whenever a rising voltage on VDDIO climbs above approximately 1.8V. At this point the following events occur:

- All registers and circuits enter their reset state
- The POR flag (WDCN.7) is set to indicate the source of the reset
- The ring oscillator becomes the clock source and
- Code execution begins at location 8000h

#### **Watchdog Timer Reset**

The watchdog timer functions are described in the *MAXQ Family User's Guide*. Execution resumes at location 8000h following a watchdog timer reset.

#### **External System Reset**

Asserting the external RESET pin low causes the device to enter the reset state. The external reset functions as described in the *MAXQ Family User's Guide*. Execution resumes at location 8000h after the RESET pin is released.

#### I/O Ports

The microcontroller uses the type C and type D bidirectional I/O ports described in the MAXQ Family User's Guide. The use of two port types allows for maximum flexibility when interfacing to external peripherals. Each port has eight independent, general-purpose I/O pins and three configure/control registers. Many pins support alternate functions such as timers or interrupts, which are enabled, controlled, and monitored by dedicated peripheral registers. Using the alternate function automatically converts the pin to that function.

Type-C port pins have Schmitt Trigger receivers and full CMOS output drivers, and can support alternate functions. The pin is either tri-stated or weak pullup when defined as an input, dependent on the state of the corresponding bit in the output register.

Type-D port pins have Schmitt Trigger receivers and full CMOS output drivers, and can support alternate functions. The pin is either tri-stated or weak pullup when defined as an input, dependent on the state of the corresponding bit in the output register. All type-D pins also have interrupt capability.




Figure 3. Type-C/D Port Pin Schematic



## High-Speed Hardware Multiplier

The hardware multiplier module performs high-speed multiply, square, and accumulate operations, and can complete a 16-bit x 16-bit multiply-and-accumulate operation in a single cycle. The hardware multiplier consists of two 16-bit parallel-load operand registers (MA, MB), an accumulator that is formed by up to three 16-bit parallel registers (MC2, MC1, and MC0), and a status/control register (MCNT). Loading the registers can automatically initiate the operation, saving time on repetitive calculations. The accumulate function of the hardware multiplier is an essential element of digital filtering, signal processing, and PID control systems.

The hardware multiplier module supports the following operations:

- Multiply unsigned (16 bit x 16 bit)
- Multiply signed (16 bit x 16 bit)
- Multiply-Accumulate unsigned (16 bit x 16 bit)
- Multiply-Accumulate signed (16 bit x 16 bit)
- Square unsigned (16 bit)
- Square signed (16 bit)
- Square-Accumulate unsigned (16 bit)
- Square-Accumulate signed (16 bit)

#### Real-Time Clock

A binary real-time clock keeps the time of day in absolute seconds with 1/256-second resolution. The 32-bit second counter can count up to approximately 136 years and be translated to calendar format by the application software. A time-of-day alarm and independent subsecond alarm can cause an interrupt, or wake the device from Stop mode.

The independent subsecond alarm runs from the same RTC, and allows the application to perform periodic interrupts up to ones with a granularity of approximately 3.9ms. This creates an additional timer that can be used to measure long periods without performance degradations. Traditionally, long time periods have been measured using multiple interrupts from shorter programmable timers. Each timer interrupt required servicing, with each accompanying interruption slowing system operation. By using the RTC subsecond timer as a long-period timer, only one interrupt is needed, eliminating the performance hit associated with using a shorter timer.

An internal crystal oscillator clocks the RTC using integrated 6pF load capacitors, and give the best performance when mated with a 32.768kHz crystal rated for a 6pF load. No external load capacitors are required. Higher accuracy can be obtained by supplying an external clock source to the RTC. The frequency accuracy of a crystal-based oscillator circuit is dependent upon crystal accuracy, the match between the crystal and the oscillator capacitor load, ambient temperature, etc. An error of 20ppm is equivalent to approximately 1 minute per month.

## **Programmable Timers**

The microcontroller incorporates three 16-bit programmable instances of the Timer 2 peripheral, denoted TR2A, TR2B, and TR2C. These timers can be used in counter/timer/capture/compare/PWM functions, allowing precise control of internal and external events. Timer 2 supports optional single-shot, external gating, and polarity control options.

Timer 2

The Timer 2 peripheral includes the following:

- 16-bit autoreload timer/counter
- 16-bit capture
- 16-bit counter
- 8-bit capture and 8-bit timer
- 8-bit counter and 8-bit timer

## **Watchdog Timer**

An internal watchdog timer greatly increases system reliability. The timer resets the device if software execution is disturbed. The watchdog timer is a free-running counter designed to be periodically reset by the application software. If software is operating correctly, the counter will be periodically reset and never reach its maximum count. However, if software operation is interrupted, the timer does not reset, triggering a system reset and optionally a watchdog timer interrupt. This protects the system against electrical noise or electrostatic discharge (ESD) upsets that could cause uncontrolled processor operation. The internal watchdog timer is an upgrade to older designs with external watchdog devices, reducing system cost and simultaneously increasing reliability.



The watchdog timer is controlled through bits in the WDCN register. Its timeout period can be set to one of four programmable intervals ranging from  $2^{12}$  to  $2^{21}$  system clocks in its default mode, allowing flexibility to support different types of applications. The interrupt occurs 512 system clocks before the reset, allowing the system to execute an interrupt and place the system in a known, safe state before the device performs a total system reset. At 16MHz, watchdog timeout periods can be programmed from 256 $\mu$ s to 33.5s, depending on the system clock mode.

## **Serial Peripherals**

The microcontroller incorporates several common serial-peripheral interfaces for interconnection with popular external devices. Multiple formats provide maximum flexibility and lower cost when designing a system.

#### **UARTs**

Serial interfacing is provided through one (-RBX/-RBX+) or two (-RAX/-RAX+/-RFX/-RFX+) 8051-style universal synchronous/asynchronous receiver/transmitters. The UART allows the device to conveniently communicate with other RS-232 interface-enabled devices, as well as PCs and serial modems when paired with an external RS-232 line driver/receiver. The dual independent UARTs can communicate simultaneously at different baud rates with two separate peripherals. The UART can detect framing errors and indicate the condition through a user-accessible software bit.

The time base of the serial ports is derived from either a division of the system clock or the dedicated baud clock generator. The following table summarizes the operating characteristics as well as the maximum baud rate of each mode:

#### 1-Wire Bus Master

The MAXQ2000-RAX/-RAX+/-RFX/-RFX+ include a Dallas Semiconductor 1-Wire bus master, which communicates to other 1-Wire peripherals, including ¡Button® products, through a simple bidirectional signaling scheme over a single electrical connection. The bus master provides complete control of the 1-Wire bus and transmit and receive activities, and generates all timing and control sequences of the 1-Wire bus. Communication between the CPU and the bus master is achieved through read/write access of the 1-Wire master address (OWA) and 1-Wire master data (OWD) peripheral registers. Detailed operation of the 1-Wire bus is described in the *Book of ¡Button Standards* (www.maxim-ic.com/iButtonbook).

#### Serial-Peripheral Interface (SPI) Module

The SPI port is a common, high-speed, synchronous peripheral interface that shifts a bit stream of variable length and data rate between the microcontroller and other peripheral devices. The SPI can be used to communicate with other microcontrollers, serial shift registers, or display drivers. Multiple master and slave modes permit communication with multiple devices in the same system. Programmable clock frequency, character lengths, polarity, and error handling enhance the usefulness of the peripheral. The maximum baud rate of the SPI interface is 1/2 the system clock for master mode operation and 1/8 the system clock for slave mode operation.

MODE	TYPE	START BITS	DATA BITS	STOP BIT	MAX BAUD RATE AT 16MHz
Mode 0	Synchronous	N/A	8	N/A	4Mbps
Mode 1	Asynchronous	1	8	1	500kbps
Mode 2	Asynchronous	1	8 + 1	1	500kbps
Mode 3	Asynchronous	1	8 + 1	1	500kbps

¡Button is a registered trademark of Dallas Semiconductor Corp., a wholly owned subsidiary of Maxim Integrated Products, Inc.



#### **In-Circuit Debug**

Embedded debugging capability is available through the JTAG-compatible Test Access Port. Embedded debug hardware and embedded ROM firmware provide in-circuit debugging capability to the user application, eliminating the need for an expensive in-circuit emulator. Figure 4 shows a block diagram of the in-circuit debugger. The in-circuit debug features include:

- a hardware debug engine,
- a set of registers able to set breakpoints on register, code, or data accesses, and
- a set of debug service routines stored in the utility ROM.

The embedded hardware debug engine is an independent hardware block in the microcontroller. The debug engine can monitor internal activities and interact with selected internal registers while the CPU is executing user code. Collectively, the hardware and software features allow two basic modes of in-circuit debugging:

- Background mode allows the host to configure and set up the in-circuit debugger while the CPU continues to execute the application software at full speed. Debug mode can be invoked from background mode.
- Debug mode allows the debug engine to take control of the CPU, providing read/write access to internal registers and memory, and single-step trace operation.




Figure 4. In-Circuit Debugger

#### **LCD Controller**

The MAXQ2000 microcontroller incorporates an LCD controller that interfaces to common low-voltage displays. By incorporating the LCD controller into the microcontroller, the design requires only an LCD glass rather than a considerably more expensive LCD module. Every character in an LCD glass is composed of one or more segments, each of which is activated by selecting the appropriate segment and common signal. The microcontroller can multiplex combinations of up to 33 segment (SEG0–SEG32) outputs and four common signal outputs (COM0–COM3). Unused segment outputs can be used as general-purpose port pins.

The segments are easily addressed by writing to dedicated display memory. Once the LCD controller settings and display memory have been initialized, the 17-byte display memory is periodically scanned, and the segment and common signals are generated automatically at the selected display frequency. No additional processor overhead is required while the LCD controller is running. Unused display memory can be used for general-purpose storage.

The design is further simplified and cost-reduced by the inclusion of software-adjustable internal voltage dividers to control display contrast, using either VDDIO or an external voltage. If desired, contrast can also be controlled with an external resistance. The features of the LCD controller include the following:

- Automatic LCD segment and common-drive signal generation
- Four display modes supported:

Static (COM0)

1/2 duty multiplexed with 1/2 bias voltages (COM0, COM1)

1/3 duty multiplexed with 1/3 bias voltages (COM0, COM1, COM2)

1/4 duty multiplexed with 1/3 bias voltages (COM0, COM1, COM2, COM3)

- Up to 36 segment outputs and four common-signal outputs
- 17 bytes (136 bits) of display memory
- Flexible LCD clock source, selectable from 32kHz or HFClk / 128
- Adjustable frame frequency
- Internal voltage-divider resistors eliminate requirement for external components
- Internal adjustable resistor allows contrast adjustment without external components



Flexibility to use external resistors to adjust drive voltages and current capacity

A simple LCD-segmented glass interface example demonstrates the minimal hardware required to interface to a MAXQ2000 microcontroller. A two-character LCD is controlled, with each character containing seven segments plus decimal point. The LCD controller is configured for 1/2 duty cycle operation, meaning the active segment is controlled using a combination of segment signals, and COM0 or COM1 signals are used to select the active display.

#### \_Applications

The low-power, high-performance RISC architecture of the MAXQ2000 makes it an excellent fit for many portable or battery-powered applications that require cost-effective computing. The high-throughput core is complemented by a 16-bit hardware multiplier-accumulator, allowing the implementation of sophisticated computational algorithms. Applications benefit from a wide range of peripheral interfaces, allowing the microcontroller to communicate with many external devices. With integrated LCD support of up to 100 or 132 segments, applications can support complex user interfaces. Displays are driven directly with no additional external hardware required. Contrast can be adjusted using a built-in, adjustable resistor. The simplified architecture

reduces component count and board space, critical factors in the design of portable systems.

The MAXQ2000 is ideally suited for applications such as medical instrumentation, portable blood glucose equipment, and data collection devices. For blood glucose measurement, the microcontroller integrates an SPI interface that directly connects with analog front ends for measuring test strips.

### **Additional Documentation**

Designers must have four documents to fully use all the features of this device. This data sheet contains pin descriptions, feature overviews, and electrical specifications. Errata sheets contain deviations from published specifications. The user's guides offer detailed information about device features and operation. The following documents can be downloaded from www.maxim-ic.com/microcontrollers.

- The MAXQ2000 errata sheet, available at www.maxim-ic.com/errata.
- The MAXQ Family User's Guide, which contains detailed information on core features and operation, including programming.
- The MAXQ Family User's Guide: MAXQ2000 Supplement, which contains detailed information on features specific to the MAXQ2000.




Figure 5. Two-Character, 1/2 Duty, LCD Interface Example



## **Development and Technical Support**

A variety of highly versatile, affordably priced development tools for this microcontroller are available from Maxim and third-party suppliers, including:


- Compilers
- In-circuit emulators

- Integrated development environments (IDEs)
- JTAG-to-serial converters for programming and debugging

A partial list of development tool vendors can be found on our website at <a href="https://www.maxim-ic.com/MAXQ\_tools">www.maxim-ic.com/MAXQ\_tools</a>.


For technical support, go to www.maxim-ic.com/support.

## **Pin Configurations**







## Pin Configurations (continued)



# Pin Configurations (continued)



## Typical Operating Circuit



# **Ordering Information**

PART	PROGRAM MEMORY	DATA MEMORY	LCD SEGMENTS	EXTERNAL INTERRUPTS	UARTS	PIN- PACKAGE	PKG CODE
MAXQ2000-RAX	32kWord Flash	1kWord SRAM	132	16	2	68 QFN	G6800-4
MAXQ2000-RAX+	32kWord Flash	1kWord SRAM	132	16	2	68 QFN	G6800+4
MAXQ2000-RBX	32kWord Flash	1kWord SRAM	100	14	1	56 TQFN	T5688+1
MAXQ2000-RBX+	32kWord Flash	1kWord SRAM	100	14	1	56 TQFN	T5688-1
MAXQ2000-RFX	32kWord Flash	1kWord SRAM	132	16	2	100 LQFP	_
MAXQ2000-RFX+	32kWord Flash	1kWord SRAM	132	16	2	100 LQFP	_

**Note:** All devices are specified over the -40°C to +85°C operating temperature range.

## **Package Information**

(For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.)

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
68 QFN	G6800-4	21-0122
56 TQFN	T5688-1	<u>21-0135</u>
100 LQFP	_	<u>56-G5002-000</u>



<sup>+</sup>Denotes a Pb-free/RoHS-compliant package.

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/04	Initial release for QFN package variant.	_
1	10/04	New product release for TQFN package variant.	1
		In the Features section under Peripheral Features, corrected accumulator to show 48 bits (not 40 bits).	1
2	12/04	In the <i>Electrical Characteristics</i> table, added Active Current line for 2.2V, 20MHz flash operation; V <sub>IH2(MIN)</sub> changed from 0.8 x V <sub>DDIO</sub> to 0.75 x V <sub>DDIO</sub> ; updated V <sub>IH</sub> , V <sub>IL</sub> , V <sub>OH</sub> , and V <sub>OL</sub> data to match GBD/FTEC data.	2, 3
		Replaced the package drawing for 56-pin package.	38
		Added lead-free part numbers to the Ordering Information table.	1
3	6/05	In the <i>Electrical Characteristics</i> table under LCD Segment Voltage, clarified wording on V <sub>ADJ</sub> spec to V <sub>ADJ(MIN)</sub> = V <sub>ADJ</sub> and V <sub>ADJ(MAX)</sub> = 0.1V; changed ISEGxx to 3µA.	3
4	10/05	Clarified that flash memory write/erase cycles and data retention specifications are at +25°C.	4
5	1/06	Clarified $V_{IH1} N_{IH3}$ specifications, matching presented values to test program values (0.8 x $V_{DDIO}$ ); clarified VIH2 specification, matching presented values to test program values (0.8 x $V_{LCD}$ ); clarified $V_{IL2}$ specification, matching presented values to test program values (0.2 x $V_{DDIO}$ ). These changes do not affect the testing or operation of the device.	2, 3
		Corrected typo on pin 38 (Pin Configuration) from P4/SS to P5.4/SS.	33
6	3/06	Corrected Pb-free package number denotations. Should be MAXQ2000-RAX+ and MAXQ2000-RBX+.	1, 30, 34
7	6/06	Added Revision A3 typ and max conditions to I <sub>DD6</sub> in the <i>Electrical Characteristics</i> table.	2
		Added 100-pin LQFP package.	1, 7–11, 30, 35, 42
		Added EP lines and note to QFN and TQFN pin configurations.	33, 34
8	12/06	Changed 4kWords Utility ROM ( <i>Memory Organization</i> section) to 4kB.	13
		Changed 4k x 16 Utility ROM (Figure 1) to 2k x 16 Utility ROM, changed 8FFFh to 87FFh.	14
		Changed 4kWord to 4kB (Utility ROM section).	15
		Added V <sub>DD</sub> slew rate specification to <i>Electrical Characteristics</i> table.	2
		Corrected references of SSEL to SS.	5, 6
9	3/08	In the <i>Typical Operating Circuit</i> , added the reset monitor to ensure the V <sub>DD</sub> slew rate specification is met.	36
		Added QFN and TQFN package codes to the <i>Ordering Information</i> table; removed package drawings and replaced with <i>Package Information</i> table.	37



## Revision History (continued)

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
10	7/08	In the <i>Electrical Characteristics</i> table, changed the conditions for R <sub>LADJ</sub> from LRA4:LRA0 = 0 to LRA4:LRA0 = 11111b; added the t <sub>SSE</sub> parameter to the <i>SPI Timing</i> section.	3, 5
		Adjusted the location of "t <sub>MOV</sub> " in the SPI Master Timing figure.	6

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.