3-Wire

Serial CMOS

E²PROMs

1K (64 x 16)

Features

- Low Voltage and Standard Voltage Operation
 - $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
 - $2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
 - $2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$
- 3-Wire Serial Interface
- 2 MHz Clock Rate (5V) Compatibility
- Self-Timed Write Cycle (10 ms max)
 - **High Reliability**

Endurance: 1 Million Cycles

Data Retention: 100 Years

- **Automotive Grade and Extended Temperature Devices Available**
- 8-Pin PDIP and JEDEC SOIC Packages

Description


The AT93C46A provides 1024 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64 words of 16 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT93C46A is available in space saving 8-pin PDIP and 8-pin JEDEC packages.


The AT93C46A is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a READ instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate ERASE cycle is required before WRITE. The WRITE cycle is only enabled when the part is in the ERASE/WRITE ENABLE state. When CS is brought "high" following the initiation of a WRITE cycle, the DO pin outputs the READY/BUSY status of the part.

The AT93C46A is available in 4.5V to 5.5V, 2.7V to 5.5V, and 2.5V to 5.5V versions.

Pin Configurations

Pin Name	Function
cs	Chip Select
sĸ	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
Vcc	Power Supply
NC	No Connect
DC	Don't Connect





2-79

0539A




Absolute Maximum Ratings*

Operating Ten	perature	55°C to +125°C
Storage Temp	erature	65°C to +150°C
Voltage on An with Respect t	•	1.0V to +7.0V
Maximum Ope	erating Voltage	6.25V
DC Output Cu	rrent	5.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram



Pin Capacitance (1)

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0$ V (unless otherwise noted).

	Test Conditions	Max	Units	Conditions
Cout	Output Capacitance (DO)	5	pF	Vout = 0V
CiN	Input Capacitance (CS, SK, DI)	5	pF	V _{IN} = 0V

Note: 1. This parameter is characterized and is not 100% tested.

DC Characteristics

Applicable over recommended operating range from: T_{AI} = -40°C to +85°C, V_{CC} = +2.5V to +5.5V, T_{AC} = 0°C to +70°C, V_{CC} = +2.5V to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		5.5	٧
V _{CC2}	Supply Voltage			2.5		5.5	V
Vccз	Supply Voltage			2.7		5.5	V
Vcc4	Supply Voltage			4.5		5.5	V
lcc	Supply Current	Vcc = 5.0V	READ at 1.0 MH	z	0.5	2.0	mA
	Cuppiy Curion		WRITE at 1.0 MH	-lz	0.5	2.0	mA
IsB1	Standby Current	V _{CC} = 2.5V	CS = 0V		14.0	20.0	μА
ISB2	Standby Current	$V_{CC} = 2.7V$	CS = 0V		14.0	20.0	μА
I _{SB3}	Standby Current	Vcc = 5.0V	CS = 0V		35.0	50.0	μA
I _I L	Input Leakage	VIN = 0V to VCC			0.1	1.0	μA
loL	Output Leakage	V _{IN} = 0V to V _{CC}			0.1	1.0	μA
V _{IL1} (1) V _{IH1} (1)	Input Low Voltage Input High Voltage	4.5V ≤ V _{CC} ≤ 5.5V		-0.1 2.0		0.8 Vcc + 1	V
V _{IL2} ⁽¹⁾ V _{IH2} ⁽¹⁾	Input Low Voltage Input High Voltage	1.8V ≤ V _{CC} ≤ 2.7V		0.0 V _{CC} x 0.7		V _{CC} x 0.3 V _{CC} + 1	٧
V _{OL1}	Output Low Voltage	4.5V ≤ V _{CC} ≤ 5.5V	I _{OL} = 2.1 mA			0.4	V
V _{OH1}	Output High Voltage	4.5 V S VCC S 5.5 V	lон = -0.4 mA	2.4			V
V _{OL2}	Output Low Voltage	1.8V ≤ V _{CC} ≤ 2.7V	I _{OL} = 0.15 mA			0.2	V
V _{OH2}	Output High Voltage	1.0 V S VCC S 2.7 V	Юн = -100 μΑ	V _{CC} - 0.2			٧

Note: 1. VIL min and VIH max are reference only and are not tested.





AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +2.5V$ to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units	
fsk	SK Clock Frequency	4.5V ≤ V _{CC} ≤ 5 2.7V ≤ V _{CC} ≤ 5 2.5V ≤ V _{CC} ≤ 5 1.8V ≤ V _{CC} ≤ 5	0 0 0 0		2 1 0.5 0.25	MHz	
tsкн	SK High Time	4.5V ≤ V _{CC} ≤ 5 2.7V ≤ V _{CC} ≤ 5 2.5V ≤ V _{CC} ≤ 5 1.8V ≤ V _{CC} ≤ 5	250 250 500 1000			ns	
tskl	SK Low Time	4.5V ≤ V _{CC} ≤ 5 2.7V ≤ V _{CC} ≤ 5 2.5V ≤ V _{CC} ≤ 5 1.8V ≤ V _{CC} ≤ 5	.5V .5V .5V	250 250 500 1000			ns
tcs	Minimum CS Low Time	4.5V ≤ V _{CC} ≤ 5 2.7V ≤ V _{CC} ≤ 5 2.5V ≤ V _{CC} ≤ 5 1.8V ≤ V _{CC} ≤ 5	i.5V i.5V	250 250 500 1000			ns
toss	CS Setup Time	Relative to SK	4.5V ≤ V _{CC} ≤ 5.5V 2.7V ≤ V _{CC} ≤ 5.5V 2.5V ≤ V _{CC} ≤ 5.5V 1.8V ≤ V _{CC} ≤ 5.5V	50 50 100 200			ns
tois	DI Setup Time	Relative to SK	4.5V ≤ V _{CC} ≤ 5.5V 2.7V ≤ V _{CC} ≤ 5.5V 2.5V ≤ V _{CC} ≤ 5.5V 1.8V ≤ V _{CC} ≤ 5.5V	100 100 200 400			ns
tcsH	CS Hold Time	Relative to SK		0			ns
tрін	DI Hold Time	Relative to SK	4.5V ≤ V _{CC} ≤ 5.5V 2.7V ≤ V _{CC} ≤ 5.5V 2.5V ≤ V _{CC} ≤ 5.5V 1.8V ≤ V _{CC} ≤ 5.5V	100 100 200 400			ns
t _{PD1}	Output Delay to '1'	AC Test	4.5V ≤ V _{CC} ≤ 5.5V 2.7V ≤ V _{CC} ≤ 5.5V 2.5V ≤ V _{CC} ≤ 5.5V 1.8V ≤ V _{CC} ≤ 5.5V			250 250 500 1000	ns
tPD0	Output Delay to '0'	AC Test	4.5V ≤ V _{CC} ≤ 5.5V 2.7V ≤ V _{CC} ≤ 5.5V 2.5V ≤ V _{CC} ≤ 5.5V 1.8V ≤ V _{CC} ≤ 5.5V			250 250 500 1000	ns
tsv	CS to Status Valid	AC Test	4.5V ≤ V _{CC} ≤ 5.5V 2.7V ≤ V _{CC} ≤ 5.5V 2.5V ≤ V _{CC} ≤ 5.5V 1.8V ≤ V _{CC} ≤ 5.5V			250 250 500 1000	ns
tor	CS to DO in High Impedance	AC Test CS = V _{IL}	4.5V ≤ V _{CC} ≤ 5.5V 2.7V ≤ V _{CC} ≤ 5.5V 2.5V ≤ V _{CC} ≤ 5.5V 1.8V ≤ V _{CC} ≤ 5.5V			100 100 200 400	ns
twp	Write Cycle Time			0.1		10	ms
• ** F	Oyolo Illile		4.5V ≤ V _{CC} ≤ 5.5V		1		ms

AT93C46A

2-82

Instruction Set for the AT93C46A

			Address	
Instruction	SB	Op Code	x 16	Comments
READ	1	10	A ₅ - A ₀	Reads data stored in memory, at specified address.
EWEN	_1	00	11XXXX	Write enable must precede all programming modes.
ERASE	1	11	A ₅ - A ₀	Erase memory location An - A ₀ .
WRITE	1	01	A ₅ - A ₀	Writes memory location An - Ao.
ERAL	1	00	10XXXX	Erases all memory locations. Valid only at Vcc = 4.5V to 5.5V.
WRAL	1	00	01XXXX	Writes all memory locations. Valid only at Vcc = 4.5V to 5.5V.
EWDS	1	00	00XXXX	Disables all programming instructions.





Functional Description

The AT93C46A is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a Start Bit (logic '1') followed by the appropriate Op Code and the desired memory Address location.

READ (READ): The Read (READ) instruction contains the Address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic '0') precedes the 16 bit data output string.

ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the Erase/Write Enable state, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or V_{CC} power is removed from the part.

ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical '1' state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the READY / BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). A logic '1' at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 16 bits of data to be written into the specified memory location. The self-timed programming cycle starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). A logic '0' at DO indicates that programming is still in progress. A logic '1' indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions.


ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic '1' state and is primarily used for testing purposes. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). The ERAL instruction is valid only at $V_{CC} = 5.0V \pm$ 10%.

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). The WRAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

Timing Diagrams

Synchronous Data Timing



 This is the minimum SK period. Note:

(continued)


AT93C46A

Organization Key for Timing Diagrams


	AT93C46A	
I/O	x 16	
An	A5	
DN	D ₁₅	

Timing Diagrams (Continued)

READ Timing




EWEN Timing (1)



Note: 1. Requires a minimum of nine clock cycles.

EWDS Timing (1)



Note: 1. Requires a minimum of nine clock cycles.


(continued)






Timing Diagrams (Continued)





WRAL Timing (1, 2)




Notes: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V.

2. Requires a minimum of nine clock cycles.

ERASE Timing


2-86



AT93C46A

Timing Diagrams (Continued)

TERAL Timing (1)



Note: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V.





Ordering Information

twp (max) (ms)	lcc (max) (μA)	I _{SB} (max) (μ A)	f _{MAX} (kHz)	Ordering Code	Package	Operation Range
10	2000	50.0	2000	AT93C46A-10PC AT93C46A-10SC	8P3 8S1	Commercial (0°C to 70°C)
10	800	20.0	1000	AT93C46A-10PC-2.7 AT93C46A-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
10	600	20.0	500	AT93C46A-10PC-2.5 AT93C46A-10SC-2.5	8P3 8S1	Commercial (0°C to 70°C)
10	2000	50.0	2000	AT93C46A-10PI AT93C46A-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	800	20.0	1000	AT93C46A-10PI-2.7 AT93C46A-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	600	20.0	500	AT93C46A-10PI-2.5 AT93C46A-10SI-2.5	8P3 8S1	Industrial (-40°C to 85°C)

	Package Type						
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)						
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)						
	Options						
Blank	Standard Device (4.5V to 5.5V)						
-2.7	Low Voltage (2.7V to 5.5V)						
-2.5	Low Voltage (2.5V to 5.5V)						
-1.8	Low Voltage (1.8V to 5.5V)						

2-88 AT93C46A