

This version (05 Sep 2018 21:02) was *approved* by J.Harris.The <u>Previously approved version</u> (17 Jan 2018 16:56) is available.

EVALUATING THE AD9246S ANALOG-TO-DIGITAL CONVERTER

Preface

This user guide describes the <u>AD9246S</u> evaluation board which provides all of the support circuitry required to operate this product in its various modes and configurations. The application software used to interface with the devices is also described. The evaluation board has Tyco connectors that mate to the <u>HSC-ADC-EVALCZ</u> data capture board.

The <u>AD9246S</u> and <u>AD9246</u> data sheets provide additional information and should be consulted when using the evaluation board. All documents and software tools are available at <u>www.analog.com/hsadcevalboard</u>. For additional information or questions, send an email to aero@analog.com.



Figure 1. AD9246S Evaluation Board Connection (6V DC Wall Power)—<u>EVAL-AD9246S</u>

Features

- Full featured evaluation board for the AD9246S
- SPI interface for setup and control
- External clocking
- Balun/transformer input drive
- On-board LDO regulator needing a single external 6 V, 2 A DC supply
- VisualAnalog® and SPI controller software interfaces

Helpful Documents

- AD9246S military data sheet
- AD9246 data sheet
- High speed ADC FIFO evaluation kits (HSC ADC Data Capture Boards)
- High speed ADC FIFO evaluation kit Wiki Page (<u>HSC-ADC-EVALCZ</u>)
- <u>AN-905 Application Note</u>, VisualAnalog™ Converter Evaluation Tool Version 1.0 User Manual
- AN-878 Application Note, High Speed ADC SPI Control Software
- AN-877 Application Note, Interfacing to High Speed ADCs via SPI
- AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation

Evaluation Board Files

The evaluation board layout, BOM, and schematic files for the <u>EVAL-AD9246S</u> board can be downloaded from the links below.

DISCLAIMER: The footprint used for layout on the evaluation board is provided for general reference only. The exact footprint required for mounting this device onto a printed circuit board will depend on the device lead forming and may differ from what is provided herein. It is recommended to generate specific footprint information from the users lead forming specifications when placing this device on the application printed circuit board.

Artwork: 09-046595-01a.zip

BOM: 05-046595-01-a.zip

Schematic: 02_046595a_top_wiki.pdf

Equipment Needed

- Analog signal source and antialiasing filter
- Sample clock source (Rohde-Schwarz SMA100A or similar low phase noise signal generator)
- (1) 6.0 V, 2.5 A switching power supply, CUI EPS060250UH-PHP-SZ provided
- (1) 6.0 V, 2 A switching power supply, RAI S060S200A1 provided

- PC running Windows®
- USB 2.0 port
- EVAL-AD9246S board
- HSC-ADC-EVALCZ FPGA-based data capture kit

Visual Analog Canvases and FPGA File Needed

The canvas files required to run the <u>EVAL-AD9246S</u> board need to be downloaded, unzipped, and saved to an accessible location.

The canvas files can be downloaded from here:

ad9246s va canvases.zip

The FPGa file can be download from here:

ad9265_cmos.zip

Getting Started

This section provides quick start procedures for using the <u>EVAL-AD9246S</u> board. Both the default and optional settings are described.

Configuring the Board

Before using the software for testing, configure the evaluation board as follows:

- 1. Connect the evaluation board to the data capture board, as shown in Figure 1.
- 2. Connect one 6 V, 2 A switching power supply (such as the Royal Access, Inc., S060S200A1 that is supplied) to the <u>EVAL-AD9246S</u>.
- Connect one 6 V, 2.5 A switching power supply (such as the supplied CUI, Inc., EPS060250UH-PHP-SZ) to the <u>HSC-ADC-EVALCZ</u> board.
- 4. Connect the <u>HSC-ADC-EVALCZ</u> board (P702) to the PC using a USB cable.
- 5. On the ADC evaluation board, confirm that the correct jumpers are installed.
 - 1. Jumpers should be placed P204, P205, P203, and P206
 - 2. Additionally, jumpers should be placed on pins 1-2, pins 4-5, and pins 8-9 of P500.
 - 3. See Figure 2 as well as Table 1 for more details.
- 6. On the ADC evaluation board, use a clean signal generator with low phase noise to provide an input signal to the <u>AD9246S</u> analog input. Use a 1 m, shielded, RG-58, 50 Ω coaxial cable to connect the signal generator. For best results, use a narrow-band, band-pass filter with 50 Ω terminations and an appropriate center frequency. (Analog Devices, Inc., uses TTE, Allen Avionics, and K&L band-pass filters.)

Evaluation Board Hardware

The evaluation board provides the support circuitry required to operate the <u>AD9246S</u> in its various modes and configurations. Figure 1 shows the typical bench characterization setup used to evaluate AC performance. It is critical that the signal sources used for the analog input and clock have very low phase noise (<1 ps rms jitter) to realize the optimum performance of the signal chain. Proper filtering of the analog input signal to remove harmonics and lower the integrated or broadband noise at the input is necessary to achieve the specified noise performance.

See the evaluation board page linked from the <u>AD9246S</u> product page for the complete schematics and bill of materials (BOM). The evaluation board layout is available upon request. The layout diagrams demonstrate the routing and grounding techniques that should be applied at the system level when designing application boards using this converter.

Power Supplies

This evaluation board comes with a wall-mountable switching power supply that provides a 6 V, 2 A maximum output. Connect the supply to a 100 V ac to 240 V ac, 47 Hz to 63 Hz wall outlet. The output from the supply is provided through a 2.1 mm inner diameter jack that connects to the printed circuit board (PCB) at P200. The 6 V supply is fused and conditioned on the PCB before connecting to the low dropout linear regulators that supply the proper bias to each of the various sections on the board.

The evaluation board can be powered in a nondefault condition using external bench power supplies. To do this, remove the all the jumpers listed above (and in Table 1) to disconnect the outputs from the on-board LDOs. This enables the user to bias each section of the board individually. Use P202 and P201 to connect a different supply for each section. A 1.8 V, 0.5 A supply is needed for 1.8 V_AVDD, a 2.5 V, 0.5 A supply is needed for DRVDD, a 2.5 V 0.5 A supply is needed for 3P3V.

Input Signals

When connecting the ADC clock and analog source, use clean signal generators with low phase noise, such as the Rohde & Schwarz SMA signal generator or an equivalent. Use a 1 m shielded, RG-58, 50 Ω coaxial cable for connecting to the evaluation board. Enter the desired frequency and amplitude (see the Specifications section in the <u>AD9246S</u> data sheet). When connecting the analog input source, use of a multipole, narrow-band band-pass filter with 50 Ω terminations is recommended. Analog Devices uses band-pass filters from TTE and K&L Microwave, Inc. Connect the filters directly to the evaluation board.

If an external clock source is used, it should also be supplied with a clean signal generator as previously specified. Analog Devices evaluation boards typically can accept ~2.8 V p-p or 13 dBm sine wave input for the clock.

Output Signals

The <u>AD9246S</u> evaluation board uses the Analog Devices high speed converter evaluation platform (<u>HSC-ADC-EVALCZ</u>) for data capture. The <u>AD9246S</u> digital outputs from the ADC are routed to through buffer U500 and on to Connector P600 using 50 Ω traces. For more information on the data capture board and its optional settings, visit <u>www.analog.com/hsadcevalboard</u>.

Jumper Settings

Set the jumper settings/link options on the evaluation board for the required operating modes before powering on the board. The functions of the jumpers for the board are described in Table 1. Figures 2 shows the default jumper settings.

Table 1. Jumper Settings for the AD9246S Evaluation Board **Jumper Description**

P204 This jumper sets up the 1.8 V power supply voltage for the <u>AD9246S</u> AVDD supply input.

- P205 This jumper sets up the 2.5 V power supply voltage for the <u>AD9246S</u> DRVDD supply input.
- P203 This jumper sets up the 3.3 V power supply voltage for the OTR circuitry.
- P206 This jumper sets up the 2.5 V power supply voltage for the digital output buffer and SPI buffer for the <u>AD9246S</u> digital outputs and serial SPI control.
- P500 By defaults jumpers connect pins 1-2, 4-5, and 8-9 to allow the FPGA on the <u>HSC-ADC-</u> <u>EVALCZ</u> data capture board to drive the <u>AD9246S</u> SPI interface.



Figure 2. Default Jumper Connections for <u>EVAL-AD9246S</u> Evaluation Board

Power

Plug the switching power supply into a wall outlet rated at 100 V ac to 240 V ac, 47 Hz to 63 Hz. Connect the DC output connector to P200 on the evaluation board.

Analog Input

The analog input on the evaluation board is set up for a double balun-coupled analog input with a 50 Ω impedance. The default analog input configuration supports analog input frequencies of up to ~300 MHz. For additional information on recommended input networks, see the <u>AD9246S</u> data sheet.

Clock

The default clock input circuit connects to the Nyquist clock input of the <u>AD9246S</u>. The clock is derived from a simple transformer-coupled circuit using a high bandwidth 1:1 impedance ratio transformer (T400) that adds a low amount of jitter to the clock path. The clock input is 50 Ω terminated and ac-coupled to handle single-ended sine wave types of inputs. The transformer converts the single-ended input to a differential signal before entering the ADC clock inputs. The clock inputs of the clock is the CLK+ SMA connector J400.

How To Use The Software For Testing

Setting up the ADC Data Capture

After configuring the board, set up the ADC data capture using the following steps:

 Open VisualAnalog on the connected PC. The appropriate part type should be listed in the status bar of the VisualAnalog – Existing Canvas window. Navigate to the location where the AD9246S canvases have been store and select the template that corresponds to the type of testing to be performed (see Figure 3a). Click the "Open" button.

New Examp	Recent	
Look in: Path:	C: [DRIVE_C]	• 🗈
	C:\AD9246S_VA_Canvases	
AD9246 AD9246 AD9246 AD9246	S FFT.vac S Logic.vac S Samples.vac S Two-Tone.vac	
	AD9246S FFT.vac	
File name:	AD92465 FFT.Vac	

Figure 3a. VisualAnalog, Existing Canvas Window

 Once Visual Analog opens click on the settings in the ADC Data Capture block to select the appropriate FPGA bin file for the AD9246S. For this product the FPGA bin file is AD9265_CMOS.bin. Download this file from this Wiki page and save to a known location such as the one shown in Figure 3B. Select this file and click the **Program** button. (See Figure 3b)

ieneral Captu	re Board Dev	ice		
FIFO Fill				
R Polt Full I	Flag			
Maximum Po	oll Time (ms):	1000		
FPGA				
Program File	C:\Visual	Analog\FPGA\ADS	265_CMOS bin	Browse Program
Auto-cont	rol FPGA data	capture mode	Capture data from RAM	Override VADJ

Figure 3b. VisualAnalog, Programming the FPGA for the AD9246S

- 1. To change features to settings other than the default settings, click the **Expand Display** button, located in the bottom right corner of the window (see Figure 4), to see what is shown in Figure 5.
- Change the features and capture settings by consulting the detailed instructions in the <u>AN-905 Application Note</u>, *VisualAnalog™ Converter Evaluation Tool Version 1.0 User Manual.* After the changes are made to the capture settings, click the **Collapse Display** button.

//		
VisualAnalog - [Canvas - AD9246S FFT.vac]	COMMON AND A DESCRIPTION OF A DESCRIPTIO	
Elle Edit View Canvas Tools Window Help		- 6 ×
🖄 📸 📓 🕨 🅭 🗚 🖓 🕹	Expand Display Button	\sim
Ready		

VisualAnalog - [Canvas - AD92465 FFT.vac*]		X-
File Edit View Canvas Tools Win	idow Help	
🖄 🥵 📓 🕨 🅐 🗚 🕼		^
Components ×		
Concent in the interval in the interval	ADE Dudd Capture Under Honder YTI Image: ADE Capture Image: ADE	
Waveform Analysis		
Window Routine		
X QEC		
Reads	1. And the second s	_

Figure 4. VisualAnalog Window Toolbar, Collapsed Display

Figure 5. VisualAnalog, Main Window, Expanded Display

Evaluation And Test

Setting up the SPI Controller Software

After the ADC data capture board setup is complete, set up the SPI controller software using the following procedure:

 Open the SPI controller software by going to the Start menu or by double-clicking the SPIController software desktop icon. If prompted for a configuration file, select the appropriate one. If not, check the title bar of the window to determine which configuration is loaded. If necessary, choose Cfg Open from the File menu and select the appropriate file based on your part type. Note that the CHIP ID(1) box should be filled to indicate whether the correct SPI controller configuration file is loaded (see Figure 6).

SPIController 4.0.11.4655 : US8 Ezust	b-0 : CS 1 : AD92465_148/c_125M5spiR03.ctg : AD92465_14	Bit_125MSspiR03.cal	CONTRACTOR OF	And states over the state	- 0 X
File Config Help					
Global ADCBase 0					
CHIPPORT CFG(0)					
LS8 Peat Peset Controller will also be updated from DUT					
CHIPID(I) Read					
CHARGE ADDECT					
Read Unknown					

Figure 6. SPI Controller, CHIP ID(1) Box

2. Click the **New DUT** button in the **SPIController** window (see Figure 11).



Figure 7. SPI Controller, New DUT Button

 In the ADCBase 0 tab of the SPIController window, various selections can be made to change the device settings for the <u>AD9246S</u>. For additional information, refer to the data sheet, the <u>AN-878 Application Note</u>, *High Speed ADC SPI Control Software*, and the <u>AN-877</u> <u>Application Note</u>, *Interfacing to High Speed ADCs via SPI*.

SPIController 4.0.11.4655	US8 Ezusb-0 : CS 1 : AD924	465_148+_125M5spiR03.cfg	AD92465_14Bit_125MSspiR03.cal		= 0
Config Help	And a set of the	A CONTRACTOR OF THE OWNER OF			
	19				
ADCBase D					
OFFSET(10)	MODES(B)	OUTPUT MODELIO	TESTIOD		
	External Pin	C Outruit Invest	Output Test Mode		
føet Adjust 0 💌	C FUR FOWER	C Outrant Enable Bar	off •		
	C Stanta	Dutrut Drive Config	E Read Rollong Can		
VREF(18)	- Jan soy	C DEVisi = 2.5 to	E Beart Do Stort Gen		
evel Option	Int Pwr Dn Mode	3.3V	The Property of the Control of the C		
" Mt 1.25Vp-p	(Normalipwrup)	C DRVdd = 1.8V			
Filt 1.50Vp-p	C Full Pwr Dn	Data Format			
" Int 1.79Vp.p	C Standby	@ Offset Binary			
F Mt 2.00Vp-p	C Nomelipwrup)	C 2's Complement			
	12. A.				
	CLOCK(9)	OUTPUT PHASE(10)			
	Duty Cycle Stabilizer	Cile Polantiv Inv			
	No. of the second s				
				No valid USB destruct connected	
-				THE YORK WHE GENTLES CHITTECHES	

Figure 8. SPI Controller, ADCBase0

4. Click the Run button in the VisualAnalog toolbar (see Figure 9).



Figure 9. Run Button (Encircled in Red) in VisualAnalog Toolbar, Collapsed Display

Adjusting the Amplitude of the Input Signal

The next step is to adjust the amplitude of the input signal for each channel as follows:

 Adjust the amplitude of the input signal so that the fundamental is at the desired level. Examine the Fund Power reading in the left panel of the VisualAnalog Graph - AD9246S FFT window (see Figure 9).



Figure 9. Graph Window of VisualAnalog

2. Click the disk icon within the **VisualAnalog Graph - AD9246S FFT** window to save the performance plot data as a .csv formatted file.

Troubleshooting Tips

If the FFT plot appears abnormal, do the following:

- If you see an abnormal noise floor, go to the **ADCBase0** tab of the **SPIController** window and toggle the **Chip Power Mode** in **MODES(8)** from **Chip Run** to **Reset** and back.
- If you see a normal noise floor when you disconnect the signal generator from the analog input, be sure that you are not overdriving the ADC. Reduce the input level if necessary.
- In VisualAnalog, click the **Settings** icon in the **Input Formatter** block. Check that **Number Format** is set to the correct encoding (offset binary by default). Repeat for the other channels.

If the FFT appears normal but the performance is poor, check the following:

- Make sure that an appropriate filter is used on the analog input.
- Make sure that the signal generators for the clock and the analog input are clean (low phase noise).
- Change the analog input frequency slightly if noncoherent sampling is being used.
- Make sure that the SPI configuration file matches the product being evaluated.

If the FFT window remains blank after **Run** in VisualAnalog (see Figure 9) is clicked, do the following:

- Make sure that the evaluation board is securely connected to the <u>HSC-ADC-EVALCZ</u> board.
- Make sure that the FPGA has been programmed by verifying that the **DONE** LED is illuminated on the <u>HSC-ADC-EVALCZ</u> board. If this LED is not illuminated, make sure that the U4 switch on the board is in the correct position for USB CONFIG.
- Make sure that the correct FPGA program was installed by clicking the **Settings** icon in the **ADC Data Capture** block in VisualAnalog. Then select the **FPGA** tab and verify that the proper FPGA bin file is selected for the part.

If VisualAnalog indicates that the **FIFO Capture timed out**, do the following:

• Make sure that all power and USB connections are secure.

resources/eval/eval-ad9246s.txt · Last modified: 05 Sep 2018 21:01 by J.Harris