

# Isolated Precision Half-Bridge Driver, 4 A Output

### <span id="page-0-0"></span>**FEATURES**

**4 A peak output current Working voltage High-side or low-side relative to input: 537 V peak High-side to low-side differential: 800 V peak High frequency operation: 1 MHz maximum 3.3 V to 5 V CMOS input logic 4.5 V to 18 V output drive UVLO at 2.5 V V**<sub>DD1</sub> **[ADuM3223A/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223A](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) UVLO at 4.1 V V<sub>DD2</sub> [ADuM3223B/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223B](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) UVLO at 7.0 V V<sub>DD2</sub> [ADuM3223C](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223C](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) UVLO at 11.0 V V**<sub>DD2</sub> **Precise timing characteristics 54 ns maximum isolator and driver propagation delay 5 ns maximum channel-to-channel matching CMOS input logic levels High common-mode transient immunity: >25 kV/µs Enhanced system-level ESD performance per IEC 61000-4-x High junction temperature operation: 125°C Thermal shutdown protection Default low output [Safety and regulatory approvals](http://www.analog.com/icouplersafety?doc=ADuM3223_4223.pdf) [ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) narrow-body, 16-lead SOIC UL recognition per UL 1577 3000 V rms for 1 minute SOIC long package CSA Component Acceptance Notice 5A VDE certificate of conformity DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 560 V peak [ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) wide-body, 16-lead SOIC UL recognition per UL 1577 5000 V rms for 1 minute SOIC long package CSA Component Acceptance Notice 5A VDE certificate of conformity DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 849 V peak Qualified for automotive applications**

### <span id="page-0-1"></span>**APPLICATIONS**

**Switching power supplies Isolated IGBT/MOSFET gate drives Industrial inverters Automotive**

# Data Sheet **[ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf)**

# **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-2"></span>

## <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf)<sup>1</sup> are 4 A isolated, half-bridge gate drivers that employ the Analog Devices, Inc., *i*Coupler® technology to provide independent and isolated high-side and low-side outputs. The [ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) provides 3000 V rms isolation in the narrow body, 16-lead SOIC package, and th[e ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) provides 5000 V rms isolation in the wide body, 16-lead SOIC package. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to the alternatives, such as the combination of pulse transformers and gate drivers.

The [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) isolators each provide two independent isolated channels. They operate with an input supply ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems. In comparison to gate drivers employing high voltage level translation methodologies, the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) [ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) offer the benefit of true, galvanic isolation between the input and each output. Each output may be continuously operated up to 537 V peak relative to the input, thereby supporting low-side switching to negative voltages. The differential voltage between the high-side and low-side may be as high as 800 V peak.

As a result, the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) provide reliable control over the switching characteristics of IGBT/MOSFET configurations over a wide range of positive or negative switching voltages.

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,239. Other patents pending.

#### **Rev. J [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADuM3223_4223.pdf&product=ADuM3223%20ADuM4223&rev=J)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2012–2017 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# TABLE OF CONTENTS



## <span id="page-1-0"></span>**REVISION HISTORY**

### **8/2017—Rev. I to Rev. J** Added  $\mathrm{V_{OA}}$  to GND<sub>A</sub> Negative Transient Parameter,  $\mathrm{V_{OB}}$  to GND<sub>B</sub> Negative Transient Parameter, and Endnote 4, Table 11 .................... 9





### **11/2014—Rev. D to Rev. E**



### **4/2014—Rev. C to Rev. D**





# **12/2013—Rev. B to Rev. C**



### **5/2013—Rev. A to Rev. B**



### **1/2013—Rev. 0 to Rev. A**



#### **5/2012—Revision 0: Initial Version**

# <span id="page-2-0"></span>**SPECIFICATIONS**

# <span id="page-2-1"></span>**ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All voltages are relative to their respective ground. 4.5 V  $\leq$  V<sub>DD1</sub>  $\leq$  5.5 V, 4.5 V  $\leq$  V<sub>DD2</sub>  $\leq$  18 V, unless stated otherwise. All minimum/ maximum specifications apply over T<sub>J</sub> = −40°C to 125°C. All typical specifications are at T<sub>J</sub> = 25°C, V<sub>DD1</sub> = 5 V, V<sub>DD2</sub> = 12 V. Switching specifications are tested with CMOS signal levels.



<sup>1</sup> Short-circuit duration less than 1 µs. Average power must conform to the limit shown under the [Absolute Maximum Ratings.](#page-8-0) 

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

 $^4$  t<sub>DLH</sub> propagation delay is measured from the time of the input rising logic high threshold, V<sub>IH</sub>, to the output rising 10% level of the V<sub>Ox</sub> signal. t<sub>DHL</sub> propagation delay is measured from the input falling logic low threshold, V<sub>IL</sub>, to the output falling 90% threshold of the V<sub>Ox</sub> signal. Se[e Figure 20 f](#page-14-5)or waveforms of propagation delay parameters.

 $^5$  t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>DLH</sub> and/or t<sub>DHL</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. Se[e Figure 20 f](#page-14-5)or waveforms of propagation delay parameters.

6 Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels.

**Table 2.** 

# <span id="page-3-0"></span>**ELECTRICAL CHARACTERISTICS—3.3 V OPERATION**

All voltages are relative to their respective ground. 3.0 V  $\leq$  V<sub>DD1</sub>  $\leq$  3.6 V, 4.5 V  $\leq$  V<sub>DD2</sub>  $\leq$  18 V, unless stated otherwise. All minimum/ maximum specifications apply over T<sub>J</sub> = −40°C to 125°C. All typical specifications are at T<sub>J</sub> = 25°C, V<sub>DD1</sub> = 3.3 V, V<sub>DD2</sub> = 12 V. Switching specifications are tested with CMOS signal levels.



<sup>1</sup> Short-circuit duration less than 1 µs. Average power must conform to the limit shown under the [Absolute Maximum Ratings.](#page-8-0) 

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

 $^4$  t<sub>DLH</sub> propagation delay is measured from the time of the input rising logic high threshold, V<sub>IH</sub>, to the output rising 10% level of the V $_{\rm Ox}$  signal. t<sub>DHL</sub> propagation delay is measured from the input falling logic low threshold, V<sub>IL</sub>, to the output falling 90% threshold of the V<sub>Ox</sub> signal. Se[e Figure 20 f](#page-14-5)or waveforms of propagation delay parameters.

 $^5$  t $_{\rm{PSK}}$  is the magnitude of the worst-case difference in t $_{\rm{DH}}$  and/or t $_{\rm{DHL}}$  that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. Se[e Figure 20](#page-14-5) for waveforms of propagation delay parameters.

6 Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels.

# <span id="page-4-0"></span>**PACKAGE CHARACTERISTICS**

#### **Table 3.**



# <span id="page-4-1"></span>**INSULATION AND SAFETY-RELATED SPECIFICATIONS**

### **[ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)**

**Table 4.** 



### **[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf)**

#### **Table 5.**



# <span id="page-5-0"></span>**REGULATORY INFORMATION**

The [ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) is approved or pending approval by the organizations listed i[n Table 6.](#page-5-1)

#### <span id="page-5-1"></span>**Table 6.**



1 In accordance with UL 1577, eac[h ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 second (current leakage detection limit = 6 µA). <sup>2</sup> In accordance with DIN V VDE V 0884-10, eac[h ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection limit = 5 pC). An asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 approval.

The [ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) is approved or pending approval by the organizations listed i[n Table 7.](#page-5-2)

<span id="page-5-2"></span>**Table 7.** 



<sup>1</sup> In accordance with UL 1577, eac[h ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit = 10 µA). <sup>2</sup> In accordance with DIN V VDE V 0884-10, eac[h ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) is proof tested by applying an insulation test voltage ≥ 1592 V peak for 1 second (partial discharge detection limit = 5 pC). An asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 approval.

# <span id="page-6-0"></span>**DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS**

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.





#### **Table 9[. ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) VDE Characteristics**





<span id="page-7-1"></span>Figure 2[. ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10



<span id="page-7-2"></span>Figure 3[. ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10

# <span id="page-7-0"></span>**RECOMMENDED OPERATING CONDITIONS**

#### **Table 10.**



<sup>1</sup> All voltages are relative to their respective ground. See the Applications [Information](#page-14-0) section for information on immunity to external magnetic fields.

<sup>2</sup> Static common-mode transient immunity is defined as the largest dv/dt between GND<sub>1</sub> and GND<sub>A</sub>/GND<sub>B</sub>, with inputs held either high or low such that the output voltage remains either above  $0.8 \times V_{DD2}$  for  $V_{IA}/V_{IB}$  = high or 0.8 V for  $V_{IA}/V_{IB} =$  low. Operation with transients above the recommended levels may cause momentary data upsets.

<sup>3</sup> Dynamic common-mode transient immunity is defined as the largest dv/dt between GND<sub>1</sub> and GND<sub>A</sub>/GND<sub>B</sub>, with the switching edge coincident with the transient test pulse. Operation with transients above the recommended levels may cause momentary data upsets.

# <span id="page-8-0"></span>ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

#### **Table 11.**



<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> Se[e Figure 2](#page-7-1) an[d Figure 3](#page-7-2) for information on maximum allowable current for various temperatures.

<sup>3</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum rating can cause latch-up or permanent damage.

<sup>4</sup> Applies to non-automotive grade parts only.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## <span id="page-8-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.



### <span id="page-9-0"></span>**Table 12. Maximum Continuous Working Voltage<sup>1</sup>**

<sup>1</sup> Refers to the continuous voltage magnitude imposed across the isolation barrier. See th[e Insulation Lifetime](#page-17-0) section for more details.



#### **Table 13. Truth Tabl[e ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) (Positive Logic)<sup>1</sup>**

<sup>1</sup> X means don't care, L means low, and H means high.

 $^{\text{2}}$  Reaction to DISABLE is approximately one propagation delay.

# <span id="page-10-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



# **Table 14[. ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) Pin Function Descriptions**



<sup>1</sup> Pin 3 and Pin 8 are internally connected; connecting both pins to supply  $V_{DD1}$  is recommended.

For specific layout guidelines, refer to th[e AN-1109 Application Note,](http://www.analog.com/AN-1109?doc=ADuM3223_4223.pdf) Recommendations for Control of Radiated Emissions with *i*Coupler Devices.

# <span id="page-11-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS





<span id="page-11-3"></span>

Figure 6. Output Matching and Rise Time Waveforms for 2 nF Load with 12 V Output Supply



<span id="page-11-1"></span>Figure 7. Typica[l ADuM3223](http://www.analog.com/adum3223?doc=ADuM3223_4223.pdf) Maximum Load vs. Frequency ( $R<sub>G</sub> = 1 \Omega$ )



<span id="page-11-2"></span>Figure 8. Typica[l ADuM4223 M](http://www.analog.com/adum4223?doc=ADuM3223_4223.pdf)aximum Load vs. Frequency ( $R_G = 1 \Omega$ )





<span id="page-11-4"></span>

<span id="page-11-5"></span>Figure 10. Typical I<sub>DDA</sub>, I<sub>DDB</sub> Supply Current vs. Frequency with 2 nF Load





Figure 14. Typical Rise/Fall Time Variation vs. Output Supply Voltage



Figure 15. Typical Propagation Delay, Channel-to-Channel Matching vs. Output Supply Voltage



Figure 16. Typical Propagation Delay, Channel-to-Channel Matching vs. Temperature,  $V_{DDA}$ ,  $V_{DBB} = 12 V$ 

# Data Sheet **ADuM3223/ADuM4223**



Figure 17. Typical Output Resistance vs. Output Supply Voltage



Figure 18. Typical Output Current vs. Output Supply Voltage

# <span id="page-14-0"></span>APPLICATIONS INFORMATION **PC BOARD LAYOUT**

<span id="page-14-1"></span>Th[e ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223 d](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf)igital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins, as shown in [Figure 19.](#page-14-6) Use a small ceramic capacitor with a value between 0.01  $\mu$ F and 0.1  $\mu$ F to provide a good high frequency bypass. On the output power supply pin,  $V_{DDA}$  or  $V_{DDB}$ , it is also recommended to add a 10 µF capacitor to provide the charge required to drive the gate capacitance at th[e ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) outputs. On the output supply pin, the bypass capacitor use of vias must be avoided or multiple vias must be employed to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must not exceed 5 mm.



#### Figure 19. Recommended PCB Layout

### <span id="page-14-6"></span><span id="page-14-2"></span>**PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. Th[e ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223 s](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf)pecify tDLH (see [Figure 20\)](#page-14-5) as the time between the rising input high logic threshold,  $V_{\text{IH}}$ , to the output rising 10% threshold. Likewise, the falling propagation delay, t<sub>DHL</sub>, is defined as the time between the input falling logic low threshold,  $V_{IL}$ , and the output falling 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, which is the industry standard for gate drivers.



<span id="page-14-5"></span>

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a singl[e ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) [ADuM4223 c](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf)omponents operating under the same conditions.

# <span id="page-14-3"></span>**THERMAL LIMITATIONS AND SWITCH LOAD CHARACTERISTICS**

For isolated gate drivers, the necessary separation between the input and output circuits prevents the use of a single thermal pad beneath the part, and heat is, therefore, dissipated mainly through the package pins.

Package thermal dissipation limits the performance of switching frequency vs. output load, as illustrated i[n Figure 7 a](#page-11-1)nd [Figure 8](#page-11-2)  for the maximum load capacitance that can be driven with a 1  $\Omega$ series gate resistance for different values of output voltage. For example, this curve shows that a typica[l ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) can drive a large MOSFET with 140 nC gate charge at 8 V output (which is equivalent to a 17 nF load) up to a frequency of about 300 kHz.

Each of th[e ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223 i](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf)solator outputs has a thermal shutdown protection function, which sets an output to a logic low when the rising junction temperature typically reaches 150°C, and turns back on after the junction temperature falls from the shutdown by approximately 10°C.

## <span id="page-14-4"></span>**OUTPUT LOAD CHARACTERISTICS**

The [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223 o](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf)utput signals depend on the characteristics of the output load, which is typically an N-channel MOSFET. The driver output response to an N-channel MOSFET load can be modeled with a switch output resistance  $(R_{SW})$ , an inductance due to the printed circuit board trace  $(L_{\text{TRACE}})$ , a series gate resistor ( $R<sub>GATE</sub>$ ), and a gate-to-source capacitance ( $C<sub>GS</sub>$ ), as shown in [Figure 21.](#page-14-7) 



Figure 21. RLC Model of the Gate of an N-Channel MOSFET

<span id="page-14-7"></span>RSW is the switch resistance of the interna[l ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) driver output, which is about 1.1  $\Omega$ . RGATE is the intrinsic gate resistance of the MOSFET and any external series resistance. A MOSFET that requires a 4 A gate driver has a typical intrinsic gate resistance of about 1  $\Omega$  and a gate-to-source capacitance,  $C_{GS}$ , of between 2 nF and 10 nF.  $L_{TRACE}$  is the inductance of the printed circuit board trace, typically a value of 5 nH or less for a well-designed layout with a very short and wide connection from the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223 o](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf)utput to the gate of the MOSFET.

The following equation defines the Q factor of the RLC circuit, which indicates how th[e ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) output responds to a step change. For a well-damped output, Q is less than 1. Adding a series gate resistance dampens the output response.

$$
Q = \frac{1}{(R_{SW} + R_{GATE})} \times \sqrt{\frac{L_{TRACE}}{C_{GS}}}
$$

I[n Figure 5,](#page-11-3) the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) output waveforms for a 12 V output are shown for a C<sub>GS</sub> of 2 nF. Note the small amount of ringing of the output in [Figure 5](#page-11-3) with C<sub>GS</sub> of 2 nF, R<sub>SW</sub> of 1.1 Ω, RGATE of 0  $\Omega$ , and a calculated Q factor of 0.75, where less than 1 is desired for good damping.

Output ringing can be reduced by adding a series gate resistance to dampen the response. For applications of less than 1 nF load, it is recommended to add a series gate resistor of about 2  $\Omega$  to 5  $\Omega$ .

### <span id="page-15-0"></span>**BOOT-STRAPPED HALF-BRIDGE OPERATION**

The [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) are well suited to the operation of two output gate signals that are referenced to separate grounds, as in the case of a half-bridge configuration. Because isolated auxiliary supplies are often expensive, it is beneficial to reduce the amount of supplies. One method to perform this is to use a boot-strap configuration for the high-side supply of the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223.](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) In this topology, the decoupling capacitor, CA, acts as the energy storage for the high-side supply, and is filled whenever the low-side switch is closed, bringing  $GND<sub>A</sub>$  to  $GND<sub>B</sub>$ . During the charging time of  $C<sub>A</sub>$ , the dv/dt of the  $V_{DDA}$  voltage must be controlled to reduce the possibility of glitches on the output. Keeping the dv/dt below 10 V/µs is recommended for th[e ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223.](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) This can be controlled by introducing a series resistance,  $R_{\text{BOOT}}$ , into the charging path of  $C_A$ . As an example, if  $V_{AUX}$  is 12 V,  $C_A$  has a total capacitance of 10 µF, and the forward voltage drop of the bootstrap diode is 1 V:

 $12V-1V$ 

V

 $=\frac{12 V -$ 

 $=$  $\frac{V_{AUX}}{V}$ 

 $R_{\text{BOOT}} = \frac{V_{\text{AUX}} - V}{2 \cdot 4v}$ A  $\frac{V_{AUX} - V_{D_{BOOT}}}{C_{A} d\nu}$ 

## <span id="page-15-1"></span>**DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY**

Positive and negative logic transitions at the isolator input cause narrow  $(-1 \text{ ns})$  pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 1 µs at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.

If the decoder receives no internal pulses for more than about 3 µs, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit. In addition, the outputs are in a low default state while the power is coming up before the UVLO threshold is crossed.

The [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) is immune to external magnetic fields. The limitation on th[e ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the [ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V = (-d\beta/dt) \sum \pi r_n^2, n = 1, 2, ..., N
$$

where:

 $\beta$  is the magnetic flux density (gauss). N is the number of turns in the receiving coil.  $r_n$  is the radius of the nth turn in the receiving coil (cm).



Figure 22. Circuit of Bootstrapped Half-Bridge Operation

Given the geometry of the receiving coil in the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) [ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) and an imposed requirement that the induced voltage is, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in [Figure 23.](#page-16-1) 



Figure 23. Maximum Allowable External Magnetic Flux Density

<span id="page-16-1"></span>For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.08 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), the received pulse is reduced from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) transformers[. Figure 24](#page-16-2) expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the [ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) are immune and only can be affected by extremely large currents operated at a high frequency and very close to the component. For the 1 MHz example, a 0.2 kA current must be placed 5 mm away from the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) to affect the component's operation.

<span id="page-16-2"></span>

### <span id="page-16-0"></span>**POWER CONSUMPTION**

The supply current at a given channel of the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) [ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) isolator is a function of the supply voltage, channel data rate, and channel output load.

During the driving of a MOSFET gate, the driver must dissipate power. This power is not insignificant and can lead to thermal shutdown (TSD) if considerations are not made. The gate of a MOSFET can be simulated approximately as a capacitive load. Due to Miller capacitance and other nonlinearities, it is common practice to take the stated input capacitance, C<sub>ISS</sub>, of a given MOSFET and multiply it by a factor of 5 to arrive at a conservative estimate to approximate the load being driven. With this value, the estimated total power dissipation per channel due to switching action is given by

 $P_{\text{DISS}} = C_{\text{EST}} \times (V_{\text{DDx}})^2 \times f_{\text{S}}$ 

where:

 $C_{EST} = C_{ISS} \times 5$ .  $f<sub>S</sub>$  is the switching frequency.

Alternately, use the gate charge to obtain a more precise value for  $P<sub>DISS</sub>$ .

$$
P_{\text{DISS}} = Q_{\text{GATE}} \times V_{\text{DDx}} \times f_{\text{S}}
$$

where:

QGATE is the gate charge for the MOSFET.  $f<sub>S</sub>$  is the switching frequency.

This power dissipation is shared between the internal on resistances of the internal gate driver switches and the external gate resistances, R<sub>GON</sub> and R<sub>GOFF</sub>. The ratio of the internal gate resistances to the total series resistance allows the calculation of losses seen within the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) chips per channel.

$$
P_{DISS\_IC} = P_{DISS} \times \frac{1}{2} \times (R_{DSON\_P}/(R_{EXT\_X} + R_{DSON\_P}) + R_{DSON\_N}/(R_{EXT\_X} + R_{DSON\_N}))
$$

Taking the power dissipation found inside the chip and multiplying it by  $\theta_{JA}$  gives the rise above ambient temperature that the [ADuM3223](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[/ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) experiences, multiplied by two to reflect that there are two channels.

 $T_I = \theta_{IA} \times 2 \times P_{DISS~IC} + T_{AMB}$ 

For the device to remain within specification,  $T_J$  must not exceed 125°C. If T<sub>J</sub> exceeds 150°C (typical), the device enters TSD.

Quiescent power dissipation may also be added to give a more accurate number for temperature rise, but the switching power losses are often the largest source of power dissipation, and quiescent losses can often be ignored. To calculate the total supply current, the quiescent supply currents for each input and output channel corresponding to IDD1(Q), IDDA(Q), and IDDB(Q) are added. The full equation for the  $T<sub>J</sub>$  becomes

 $T_J = \theta_{JA} \times (2 \times P_{DISS\_IC} + V_{DDI} \times I_{DDI(Q)} + V_{DDA} \times I_{DDA(Q)} +$  $V_{DDB} \times I_{DDB(Q)}) + T_{AMB}$ 

[Figure 9](#page-11-4) provides total input I<sub>DD1</sub> supply current as a function of data rate for both input channels. [Figure 10](#page-11-5) provides total I<sub>DDA</sub> or I<sub>DDB</sub> supply current as a function of data rate for both outputs loaded with 2 nF capacitance.

# <span id="page-17-0"></span>**INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the [ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) [ADuM4223.](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) 

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.

The values shown i[n Table 12](#page-9-0) summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of th[e ADuM3223/](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf)[ADuM4223](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. [Figure 25,](#page-17-1) [Figure 26,](#page-17-2) and [Figure 27](#page-17-3) illustrate these different isolation voltage waveforms.

A bipolar ac voltage environment is the worst case for the iCoupler products and is the 50-year operating lifetime that Analog Devices recommends for maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. Any crossinsulation voltage waveform that does not conform t[o Figure 26](#page-17-2) o[r Figure 27](#page-17-3) must be treated as a bipolar ac waveform, and its peak voltage must be limited to the 50-year lifetime voltage value listed i[n Table 12.](#page-9-0) 

Note that the voltage presented i[n Figure 26](#page-17-2) is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.

<span id="page-17-3"></span><span id="page-17-2"></span><span id="page-17-1"></span>

# <span id="page-18-0"></span>OUTLINE DIMENSIONS



# <span id="page-19-0"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

 $2 W =$ Qualified for Automotive Applications.

# <span id="page-19-1"></span>**AUTOMOTIVE PRODUCTS**

The [ADuM3223W](http://www.analog.com/ADuM3223?doc=ADuM3223_4223.pdf) an[d ADuM4223W](http://www.analog.com/ADuM4223?doc=ADuM3223_4223.pdf) models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review th[e Specifications](#page-2-0) section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.



Rev. J | Page 20 of 20