

EVLVIPER25L-10WSB: 5 V/10 W, quasi-resonant isolated flyback

Introduction

This document describes a 5 V - 2 A SMPS using VIPer25, a current-mode offline converter, specifically designed to build quasi-resonant flyback converters. Quasi-resonant operation, in conjunction with other features of the device (very low quiescent currents; valley skipping operation at light load; burst mode operation at very low or disconnected load) helps to reach very good requirements both in terms of efficiency and in terms of consumption from the mains at light load, allowing to meet the most modern SMPS standards.

The other features of the device are: 800 V avalanche rugged power section, limiting current with adjustable set point, onboard soft-start, safe auto-restart after a fault condition, and feed-forward correction.

The available protections are: adjustable and accurate overvoltage protection, thermal shutdown with hysteresis, and delayed overload protection.

Figure 1. Demonstration board image

Contents

List of tables

List of figures

1 Adapter features

[Table](#page-5-2) 1 lists the electrical specifications of the demonstration board.

1.1 Circuit description

The power supply is set in a flyback topology and its schematic is shown in [Figure](#page-6-0) 2. The input section includes protection elements (fuse and NTC for inrush current limiting), a filter for EMC suppression (C1, T2, C13), a diode bridge (BR1), and an electrolytic bulk capacitor (C3) as the front-end AC-DC converter. The transformer uses a standard E25 ferrite core. A Transil™ clamp network is used for leakage inductance demagnetization.

At power-up the DRAIN pin supplies the internal HV startup current generator which charges the C4 capacitor up to V_{DDon} . At this point the power MOSFET starts switching, the generator is turned off, and the IC is powered by the energy stored in C4, until the auxiliary winding voltage becomes high enough to sustain the operation through D1 and R1. The value of the resistor R3 between the ZCD and GND pins defines the VIPer25 current limit and, in conjunction with D2 and R14, also realizes the overvoltage protection function. The ZCD pin is also responsible for the quasi-resonant operation, being a transformer demagnetization sensing input triggering the MOSFET turn-on.

Converter power capability variations with the mains voltage, inherent in quasi-resonant operation, are compensated by the R3-R15 voltage divider, which implements the line voltage feed-forward correction function. At very light or disconnected load the device enters burst mode, allowing to keep low the consumption from the mains in such conditions \ll 50 mW at 265 V_{AC}). The output rectifier D4 has been selected according to the calculated maximum reverse voltage, forward voltage drop, and power dissipation, and is a power Schottky type. The output voltage regulation is performed by secondary feedback with a TS431 driving an optocoupler, in this case, a PC817, ensuring the required insulation between primary and secondary. The optotransistor drives directly the FB pin of the VIPer25, which is connected to the compensation network made up of C6, C7, and R12. A small LC network has been added at the output in order to filter the high frequency ripple without increasing the output capacitor size and a 100 nF capacitor has been placed very close to the output connector solder points, to limit the spike amplitude. Through jumper J, the BR pin can be either connected to a voltage divider sensing the mains rectified voltage in order to realize a brownout protection, or to GND. In the latter case, the RH1-RH2-RL branch can be disconnected from the mains in order to reach minimum standby consumption.

Figure 2. Application schematic

Reference	Part	Description	Manufacturer
BR ₁	DF ₀₆	Diode bridge	VISHAY [®]
C ₃	22 µF, 450 V	Electrolytic capacitor	
C ₄	22 µF, 35 V	Electrolytic capacitor	
C1, C13	100 nF	X2 capacitor	
C ₅	N.C.	Polypropylene capacitor	
C ₆	2.2 nF, 50 V	Ceramic capacitor	
C7	22 nF, 50 V	Polypropylene capacitor	
C ₈	2.2 nF	Y1 capacitor	
C ₉	N.C.	Electrolytic capacitor	
C10	100 µF, 25 V	Electrolytic capacitor	
C14, C15	680 µF, 16 V	Ultra-low ESR electrolytic capacitor, MCZ series	Rubycon
C11	27 nF, 50 V	Ceramic capacitor	
C ₁₆	100 nF, 50 V	Ceramic capacitor	
CL	10 nF, 50 V	Ceramic capacitor	
D1	BAT46	Small signal diode	STMicroelectronics™
D ₂	1N4148	Small signal diode	
D ₃	STTH1L06	Clamp diode	STMicroelectronics
D4	STPS5L60	Power diode	STMicroelectronics
D ₅	1.5KE250	Transil	STMicroelectronics
Dz		18 V Zener diode	
F ₁		Fuse 1.6 A 250 V	
NTC ₁	2.2Ω	Thermistor	EPCOS
R ₁	4.7 Ω	1/4 W resistor	
R ₃	22 k Ω	1/4 W resistor	
R ₆	15 $k\Omega$	1/4 W resistor	
R8	82 k Ω	1/4 W resistor, 1%	
R9	27 k Ω	1/4 W resistor, 1%	
R ₁₀	120 k Ω	1/4 W resistor	
R ₁₂	56 k Ω	1/4 W resistor	
R ₁₃	$3.3 k\Omega$	1/4 W resistor	
R ₁₄	68 k Ω	1/4 W resistor	
R ₁₅	560 k Ω	1/4 W resistor	
Rz	560 Ω	1/4 W resistor	
RH ₁	1.1 $M\Omega$	1/4 W resistor	

Table 2 **Table 2. Bill of material**

Reference	Part	Description	Manufacturer
RH ₂	1.1 $M\Omega$	1/4 W resistor	
RL	12 k Ω	1/4 W resistor	
VR ₁	TS431	Voltage reference	STMicroelectronics
OPTO ₁	PC817	Optocoupler	
T1	1338.0019	Transformer	Magnetica [®]
T ₂	4530R4B	Common mode choke	TDK
L1	$2.2 \mu H$	RFB0807-2R2L	Coilcraft
J		3-pin jumper	
IC	VIPer ₂₅	PWM controller	STMicroelectronics

Table 2. Bill of material (continued)

1.2 Transformer

The transformer's electrical characteristics are listed in [Table](#page-8-1) 3.

The size, the pinout, and the mechanical characteristics are given in [Figure](#page-9-1) 3 and [4](#page-9-2):

Figure 3. Transformer size and pin diagram

Figure 4. Transformer size

Table 4. **Transformer pin description**

2 Testing the board

2.1 Typical board waveforms

The VIPer25 is operated in quasi-resonant mode. The ZCD (zero current detect) pin is able to sense the transformer demagnetization and switch on the MOSFET on the valley of the drain voltage ringing that follows the transformer demagnetization. The converter has been designed so that in full load condition the MOSFET is always switched on, on the first valley of the transformer demagnetization, within the entire input voltage range. This operation mode is referred to as "quasi-resonant", or "boundary" between discontinuous conduction mode (DCM) and continuous conduction mode (CCM). [Figure](#page-10-2) 5 and 6 show drain current and voltage waveforms at nominal input voltages (115 V_{AC} and 230 V_{AC}) and maximum load (2 A). [Figure](#page-11-0) 7 and [8](#page-11-1) show the same waveforms in the same load condition, but at minimum and maximum input voltage respectively.

In quasi-resonant operation the switching frequency depends on the input/output conditions, increasing with increasing mains voltage and with decreasing output load. In fact, as the input voltage increases, the ON time is reduced and so the switching frequency increases; as the load decreases, the drain peak current (then also the needed ON time and the demagnetization time) decreases, therefore, the switching frequency increases. In order to avoid the frequency increasing too much at medium/light load (which would result in an increase of all the frequency-related losses), the device is provided with a frequency fold-back function with an internal limit of 136 kHz (typ.); as the converter switching frequency approaches the limit, this function acts by inhibiting the MOSFET switch-on, on the first valley, and allowing it on the second, or the third and so on, depending on the working condition, as shown in [Figure](#page-12-0) 9 and [10](#page-12-1) below. This mode of operation is referred to as "valley skipping mode".

In [Figure](#page-12-0) 9, one ringing cycle of the drain voltage is always skipped. In this figure, what should be the switching frequency without the frequency fold-back function (f_{OR}) , the MOSFET turn-on inhibit time ($1/f_{FF}$), and the actual converter switching frequency $(f_{Vallev-Skippling})$, is highlighted.

While the frequency fold-back is active, uneven switching cycles may be observed, due to the fact that the OFF time of the MOSFET is allowed to change with discrete steps (MOSFET is switched on always in the valley) while the OFF time needed for cycle-by-cycle energy balance may fall in between. One or more longer switching cycles is then compensated by one or more shorter ones, and vice versa.

This phenomenon (shown in [Figure](#page-12-1) 10) is completely normal and there is no appreciable effect on the performance of the converter and its output voltage.

[Figure](#page-12-2) 11 shows the changes of the switching frequency vs. the transformer input power (almost proportional to the output power) for two different input voltages.

Figure 11. Switching frequency vs. transformer input power

2.2 Regulation precision and output voltage ripple

The output voltage of the board and the V_{DD} pin voltage (rectified auxiliary output) have been measured in different line and load conditions. The results are given in [Table](#page-13-1) ⁵. The output voltage practically is not affected by the line condition.

The V_{DD} voltage increases with the load on the regulated output; in order to avoid it exceeding its operating range an external clamp has been used (Dz, Rz).

V_{IN} (VAC)	No load		Half load		Full load	
	$V_{\text{OUT}}(V)$	$V_{DD} (V)$	$V_{OUT} (V)$	$V_{DD} (V)$	$V_{\text{OUT}}(V)$	$V_{DD} (V)$
90	5.02	8.4	4.98	18.5	4.98	20.2
115	5.02	8.3	4.97	18.5	4.97	20.2
230	5.02	8.2	4.97	18.2	4.97	20.5
265	5.03	8.1	4.96	18.1	4.96	20.5

Table 5. **Output voltage and V_{DD} line-load regulation**

The ripple at the switching frequency superimposed at the output voltage has also been measured and the results are reported in [Table](#page-13-2) 6.

	1/10 load	Half load	Full load
V_{IN} (VAC)	V_{OUT} (mV)	V_{OUT} (mV)	V_{OUT} (mV)
90	45	19	50
115	46	16	38
230	48	22	28
265	48	25	27

Table 6. **Output voltage ripple**

2.3 Burst mode and output voltage ripple

When the load is so low that the voltage at the FB pin falls below the V_{FBbm} internal threshold (0.6 V typical), the VIPer25 is disabled. At this point, the feedback reaction to the stop of the energy delivery makes the FB pin voltage increase again, and when it goes 100 mV above the V_{FBbm} threshold, the device restarts switching.

This results in a controlled on/off operation which is referred to as "burst mode" and is shown in the figures below, which report the output voltage ripple, the FB pin voltage, and the drain peak current when the converter is not or only lightly loaded and supplied with 115 V_{AC} and 230 V_{AC} respectively. During burst mode, the peak drain current value is I_D_{BM}, whose typical value is 160 mA, as shown in *[Figure](#page-15-1) 15*. This mode of operation keeps the frequency-related losses low when the load is very light or disconnected and makes it easier to comply with energy saving regulations.

[Table](#page-16-1) 7 shows the measured value of the burst mode frequency ripple measured in different operating conditions. The ripple in burst mode operation is very low and always below 50 mV.

	.					
V_{IN} (VAC)	No load (mV)	25 mA load (mV)	50 mA load (mV)			
90	24	34	38			
115	23	33	37			
230	22	32	38			
265		35	39			

Table 7. **Burst mode related output voltage ripple**

2.4 Efficiency

This section and the following section report the results of efficiency and light load measurements.

Appendix A at the end of this document provides some details on the settings of the power measurement equipment.

According to the ENERGY STAR® average active mode efficiency testing method, the efficiency measurements have been done at full load and at 75%, 50%, and 25% of full load for different input voltages. The results are reported in [Table](#page-16-2) 8.

	Efficiency (%)				
V_{IN} (VAC)	Full load (2 A)	75% load (1.5 A)	50% load (1 A)	25% load (0.5 A)	
90	78.00	80.60	81.33	82.83	
115	80.42	82.40	82.37	82.83	
150	81.95	83.16	82.46	82.34	
180	82.49	83.33	82.15	81.62	
230	82.63	83.00	81.17	80.33	
265	82.25	82.29	80.00	79.28	

Table 8. **Efficiency**

For better visibility, the results have also been plotted in the diagrams below. [Figure](#page-17-0) 18 plots the efficiency vs. V_{IN} for the four different load values. [Figure](#page-17-1) 19 reports the efficiency as a function of the load for different input voltage values.

The active mode efficiency is defined as the average of the efficiencies measured at 25%, 50%, and 75% of maximum load and at maximum load itself. [Table](#page-18-0) 9 reports the active mode efficiency calculated from the values in [Table](#page-18-0) 8. For better visibility, Table 9 values are plotted in [Figure](#page-18-2) 20.

Active mode efficiency			
V_{IN} (VAC)	Efficiency (%)		
90	80.67		
115	82.00		
150	82.48		
180	82.40		
230	81.78		
265	80.97		

Table 9. **Table 9. Active mode efficiencies**

In [Table](#page-18-1) 10 and [Figure](#page-19-2) 21 the averaged value of the efficiency versus load are reported (average has been done considering the efficiency at different values of the input voltage).

Figure 21. Input voltage averaged efficiency vs. load

In version 2.0 of the ENERGY STAR program requirements for single voltage external AC-DC and AC-AC power supplies ([1.](#page-39-1)), the power supplies are divided into two categories: low voltage power supplies and standard power supplies, with respect to the nameplate output voltage and current. To be considered a low-voltage power supply, an external power supply must have a nameplate output voltage of less than 6 V and a nameplate output current of more than or equal to 550 mA.

The following tables report the EPA energy efficiency criteria for AC-DC power supplies in active mode for standard models and low voltage models respectively.

The criteria are plotted in [Figure](#page-20-2) 22, where the red line depicts the criteria for the standard model and the blue line the criteria for the low voltage model. The PNO axis uses a logarithmic scale.

Figure 22. ENERGY STAR efficiency criteria

The presented power supply belongs to the low-voltage power supply category and, in order to be compliant with ENERGY STAR requirements, needs to have an efficiency higher than 73.37%. For all the considered input voltages, the efficiency results (see [Table](#page-16-2) 8) are higher than the recommended value.

2.5 Light load performances

The input power of the converter was measured in no load conditions for different input voltages. The results are given in [Table](#page-20-1) 13.

V_{IN} (VAC)	P_{IN} (mW)
90	15
115	17
150	20
180	23
230	28
265	33

Table 13. **No load input power**

Version 2.0 of the ENERGY STAR program also takes into consideration the power consumption of the power supply when it is not loaded. The criteria to be compliant with are reported in [Table](#page-21-0) ¹⁴.

Nameplate output power (P_{no})	Maximum power in no load for AC-DC EPS
0 to \leq 50 watts	< 0.3 watts
$>$ 50 watts $<$ 250 watts	< 0.5 watts

Table 14. **Energy consumption criteria for no load**

The performance of the presented board is much better than required; the power consumption is about ten times lower than the ENERGY STAR limit. Even if the performance seems to be unproportionally better than required it is worth noting that often AC-DC adapter or battery charger manufacturers have very strict requirements about no load consumption, and if the converter is used as an auxiliary power supply, the line filter is often the big line filter of the entire power supply which significantly increases consumption in standby mode.

Even if the ENERGY STAR program does not have other requirements regarding light load performance, in order to provide complete information the input power and efficiency of the demonstration board, also in two other light load cases, is reported. [Table](#page-21-1) 15 and [16](#page-21-2) show the board performances when the output load is 25 mW and 50 mW respectively.

V_{IN} (VAC)	P_{OUT} (mW)	P_{IN} (mW)	Eff. $(%)$	P_{IN} - P_{OUT} (mW)
90	25	46	54.35	21
115	25	48	52.08	22
150	25	51	49.01	26
180	25	53	47.17	28
230	25	60	41.67	35
265	25	66	37.88	38

Table 15. **Light load performance P_{OUT} = 25 mW**

[Figure](#page-22-1) 23 shows the input power vs. input voltage for no load and light load conditions.

Figure 23. Input power vs. input voltage for no load and light load conditions

Depending on the equipment supplied, there are several criteria to measure the standby or light load performance of a converter. One of these is the measurement of the output power when the input power is equal to one watt. [Table](#page-22-0) 17 shows the output power needed to obtain 1 W of input power in different line conditions. [Figure](#page-23-1) 24 shows the results of this measurement.

V_{IN} (VAC)	P_{IN} (W)	Eff. (%)
90		82.21
115		81.54
150		80.63
180		79.66
230		78.10
265		76.82

Table 17. Converter efficiency when the input power is 1 W

Figure 24. Converter efficiency when the input power is 1 W

With the demonstration board presented here it is possible to have or to not have brownout protection. All the efficiency and light load performances have been measured with brownout protection disabled (series RH1, RH2, and RL in [Figure](#page-6-0) 2 disconnected). If brownout protection is required, for the same load condition, the input power increases, because the brownout network is connected in parallel with the bulk capacitor (C3 in the schematic) and dissipates some power according to the following formula:

Equation 1

$$
P_{BR_LOSS} = \frac{V_{BULK_RMS^2}}{RH1 + RH2 + RL}
$$

In light load condition the voltage across the bulk capacitor can be considered constant and equal to the peak of the AC input voltage. Considering the worst case of maximum input voltage the dissipation across the brownout network is:

Equation 2

$$
P_{\text{BR}_LOS} = \frac{V_{ACMAX_PK}^2}{RH1 + RH2 + RL} = \frac{(265 \cdot \sqrt{2})^2}{2.268 \cdot 10^6} = 64 \text{mW}
$$

which is negligible when measuring the efficiency in not too light load condition but becomes quite important when measuring the standby or light load performance.

2.6 Overload protection

The VIPer25 is a current mode converter. This means that the regulation of the output voltage is made by increasing or decreasing the primary peak current on a cycle-by-cycle basis as a consequence of the increase or decrease of the output power demand. The peak current is internally sensed and converted into a voltage which is compared with the FB pin voltage. The device is shut down as soon as the two voltages are equal. When the FB pin voltage reaches V_{FBlin} (3.3 V typical), the drain peak current reaches its maximum value, I_{DIIM} (which is 0.7 A typical or a lower value according to the value of the resistor if connected between the ZCD and GND pins).

If the load power demand exceeds the converter power capability, the FB pin voltage exceeds V_{F_{Blin} , the internal pull-up of the pin is disconnected and the pin starts sourcing a 3 µA current that charges the capacitor C7 of the schematic in [Figure](#page-6-0) 2.

As the voltage across the FB pin reaches the $V_{FB\,ol}$ threshold (4.8 V typical), the VIPer25 stops switching (see [Figure](#page-24-1) 26) and is not allowed to switch again until the V_{DD} voltage has fallen below V_{DD} RESTART (4.5 V typical) and risen again up to V_{DD} _{ON} (14 V typical, see [Figure](#page-24-0) 25). Therefore the value of C7 defines the maximum duration of an overload event without shutting down the IC.

If the overload (or short-circuit) is not removed, the protection is tripped again and the system works in auto-restart mode (see [Figure](#page-24-0) 25, [27](#page-25-1), and [29](#page-25-3)).

If the overload disappears, the converter resumes normal working mode at the first V_{DD} recycling, as shown in *[Figure](#page-25-3) 29* and [30](#page-25-4).

C7 is needed because usually the value of the C6 capacitor, coming from the loop stability calculations, is too small to ensure an OLP delay time long enough to bypass the initial output voltage transient at startup. The value of C7 can be chosen high enough to provide the needed delay, and the value of R12 chosen so that the R12-C7 pole does not affect the stability of the loop.

During an overload the converter is operated at a very low duty cycle, being the MOSFET kept in the OFF state for most of the time. This results in a very low average power throughput, which is safe for the power elements in this condition.

2.7 2nd OCP protection

The VIPer25 is provided with a first adjustable level of primary overcurrent limitation that switches off the power MOSFET if this level is exceeded. This limitation acts cycle-by-cycle, and its main purpose is to limit the maximum deliverable output power. A second level of primary overcurrent protection is also present, which is not adjustable but fixed to 1.2 A (typical value), to provide protection against short-circuit of the secondary rectifier, short circuit on the secondary winding, or a hard-saturation of the flyback transformer. If the drain peak current exceeds this second overcurrent protection threshold, the device enters a warning state. If, during the next ON time of the power MOSFET, the second level of overcurrent protection is exceeded again, the device assumes that a secondary winding

short-circuit or a hard-saturation of the transformer is occurring and stops the PWM activity. To re-enable the operation, the V_{DD} pin voltage must be recycled, which means that V_{DD} must go down to $V_{DD(RESTART)}$, then rise up to V_{DDon} . At this point the MOSFET restarts switching. If the cause of activation of the second overcurrent protection is still present, the protection is tripped again and the system works in auto-restart mode, resuming normal operation as soon as the cause of the fault is removed and the V_{DD} recycled. This protection has been tested in different operating conditions, short-circuiting the output diode. The following figures show the behavior of the system during these tests. With faults such as those described, the 2nd OCP protection of the VIPer25 stops the operation after two switching cycles, therefore avoiding high currents in the primary as in the secondary windings and through the power section of the VIPer25 itself. [Figure](#page-26-1) 32 shows the operation when a permanent short-circuit is applied on the secondary winding. Most of the time the power section of VIPer25 is off, eliminating any risk of overheating.

2.8 Voltage feed-forward function

As briefly explained in *[Section](#page-10-1) 2.1*, in a quasi-resonant converter the switching frequency increases with the input voltage.

According with *[Equation 3](#page-27-3)*, for a fixed value of the maximum peak primary current, I_{PK} _{MAX}, the maximum deliverable output power is proportional to the switching frequency.

Equation 3

$$
P_{IN_TRAFO_MAX} = \frac{1}{2} \cdot L_P \cdot I_{PK_MAX^2} \cdot f_{sw}
$$

If a power supply is designed in order to deliver a certain maximum output power at minimum input voltage, its power capability at maximum input voltage can be twice or more due to the increase of the switching frequency.

The system may not be able to detect an overload at high line because the load power demand does not exceed the converter power capability, therefore leading to overheating of the transformer, power MOSFET, and output diode.

In order to resolve this issue, the VIPer25 is provided with a voltage feed-forward function, which acts by lowering the maximum drain current as the input voltage increases. This is realized by connecting a resistor between the auxiliary winding of the transformer and the ZCD pin (R_{FF} resistor in *[Figure](#page-28-1) 35*). In fact, during the ON time of the MOSFET, the auxiliary winding voltage is negative and proportional to the flyback input voltage, therefore, through the R_{FF} resistor a current almost proportional to the input voltage is sunk by the ZCD pin. Thanks to the adjustable current limitation VIPer25 function, the maximum peak

drain current is reduced proportionally to the increase of the input voltage value.

Figure 35. Implementing input voltage feed-forward function

[Figure](#page-28-2) 36 and [Table](#page-28-0) 18 show the output current when the overload protection is tripped (I_{OLP} blue line), while the $I_{OUT REST}$ is the output current value at which the converter starts working again once the overload protection has been tripped and the output load gradually reduced.

2.9 Output overvoltage protection

During the power MOSFET OFF time the voltage generated by the auxiliary winding tracks the converter's output voltage, through the transformer's auxiliary-to-secondary turn ratio. The diode D2 is forward biased, and the voltage divider made up of R14 and R3 (see [Figure](#page-28-1) 2 and Figure 35) between the auxiliary winding and the ZCD pin performs an output voltage monitor function; if the voltage applied to the ZCD pin exceeds the internal V_{OVP} threshold (4.2 V typical) for four consecutive switching cycles, the controller recognizes an overvoltage condition and shuts down the converter. This is done to provide high noise immunity and avoid spikes erroneously tripping the protection. To re-enable operation the V_{DD} voltage must be recycled.

As the value of R3 has already been selected as a consequence of the maximum output power that the converter must deliver, R14 can be chosen according to the following formula to reach the desired output overvoltage threshold, V_{OUT} $_{\text{OVP}}$:

Equation 4

$$
R_{\text{OVP}_{_}}(R14) = \frac{1}{\frac{V_{\text{OVP}}}{R_{\text{LIM}_{_}}(R3)}} - I_{\text{ZCD}} \cdot \frac{N_{\text{AUX}}}{N_{\text{SEC}}} \cdot (V_{\text{OUT}_{_}}\text{OVP} + V_{\text{1D4}} - V_{\text{1D2}}) - V_{\text{OVP}}
$$

where $V_{\gamma D2}$ and $V_{\gamma D4}$ are the forward drop of the diodes D2 and D4 respectively, N_{AUX} and N_{SEC} are the auxiliary and secondary turns numbers respectively, and I_{ZCD} is the pull-up current exiting the ZCD pin.

The above formula, solved for $V_{\text{OUT OVP}}$ gives about 6.5 V for the setting of the presented board.

This value has been verified experimentally, short-circuiting the lower resistor (R9) of the output voltage divider and therefore producing an output overvoltage, as shown in the figures below. In [Figure](#page-29-1) 37 it is possible to see that, as V_{OUT} reaches the value of about 6.5 V, the converter stops switching. In the same figure the ZCD pin voltage and the FB pin voltage are given. The crest value of the ZCD pin voltage during the MOSFET OFF time tracks the output voltage. The converter is shut down as the ZCD pin voltage reaches the V_{OVP} threshold (4 V, within the tolerance), as shown in *[Figure](#page-29-2) 38*.

The OVP protection is in auto-restart mode; after the shutdown for the protection tripping, the V_{DD} recycles and, if the overvoltage is still present, the protection is tripped again, indefinitely, until the cause of the fault is removed, at which point the converter resumes normal operation, as shown in *[Figure](#page-30-1) 39*.

2.10 Brownout protection

Brownout protection is basically a not-latched device shutdown function activated when the mains voltage falls below the minimum specification of normal operation. There are several reasons why it may be desirable to shut down a converter during a brownout condition. Firstly, to avoid overheating of the primary power section due to an excess of RMS current. Secondly, to avoid spurious restarts during converter power-down, which may cause the output voltage to not decay to zero monotonically. A typical example of this happens when the mains is unplugged in a converter designed for the European range (230 V_{AC}). The converter is shut down due to the overload protection (due to the low input voltage the converter is not able to supply the full power) but the voltage on the bulk capacitor is still higher than V_{DRAIN RESTART}, so the device starts again and the output voltage rises again. This situation may be dangerous for some loads and in many applications it is advisable to avoid it.

If this protection is required, the BR pin of VIPer25 must be connected to the DC HV bus through a voltage divider. Otherwise the pin is to be connected to GND (the function is disabled until V_{BR} is lower than V_{DIS}, which is 50 mV typ., as shown in *[Figure](#page-31-0) 41*). In the presented converter both settings are possible acting on the jumper J (see schematic in [Figure](#page-6-0) ²).

The BR pin is the inverting input of a comparator whose non-inverting input is internally referenced to V_{BRh} (0.45 V typ.). The PWM is disabled if the voltage applied at the BR pin is below V_{BRh} , and is enabled when the BR pin voltage is above $V_{BRh} + V_{BRhvst}$, where V_{BRhyst} is a voltage hysteresis (50 mV, typ. value) that ensures noise immunity. The brownout comparator is also provided with current hysteresis; an internal current generator, I_{BRhyst} (9.5 µA typ.), is ON as long as the voltage applied at the brownout pin is below V_{BRth} and is OFF if the voltage is above $V_{BRth} + V_{BRhyst}$.

Figure 41. Brownout function block diagram

The current hysteresis provides an additional degree of freedom, allowing the designer to set the ON and OFF thresholds of the input voltage separately from each other, by properly choosing the values of the resistors of the voltage divider on the BR pin. The following relationships can be established:

Equation 5

$$
V_{IN_OFF} = V_{BRh} \cdot \left(\frac{R_H + R_L}{R_L}\right)
$$

Equation 6

$$
V_{IN_ON} = (V_{BRth} + V_{BRhyst}) \cdot \left(\frac{R_H + R_L}{R_L}\right) + R_H \cdot I_{BRhyst}
$$

resulting in V_{IN} $_{\text{OFF}}$ = 83 V and V_{IN} $_{\text{ON}}$ = 114 V for the setting of the board. This can be verified in the figures below, showing how brownout protection works in the VIPer25. For a better understanding, DC input voltage has been applied.

At mains plug-in, the IBRhyst current generator is activated as soon as the drain voltage exceeds V_{DRAIN_START}, pulling down the BR pin voltage. If V_{IN} < V_{IN_ON}, V_{BR} is lower than 0.45 V and the PWM is not activated, as shown in $Figure$ 42. If $\rm V_{IN}$ > $\rm V_{IN_ON}$, the BR pin voltage is higher than 0.45 V, the PWM is enabled and the switching starts as the V_{DD} voltage reaches V_{DDon} ([Figure](#page-32-2) 43).

As the input voltage decreases, the IC continues switching until $V_{IN} > V_{IN_OFF}$ which means V_{BR} > 0.45 V (*[Figure](#page-32-3) 44*). When V_{IN} falls below V_{IN_OFF}, the I_{BRhyst} current generator is turned on, therefore pulling the BR pin voltage below 0.45 V and shutting down the system. The load is no longer supplied, and the output voltage decays monotonically to zero ([Figure](#page-32-3) ⁴⁴).

2.11 EMI measurements

Pre-compliance tests to the EN55022 (Class B) European normative have been performed using an EMC analyzer and an LISN.

The quasi-peak and average EMC measurements at 230 V_{AC} full load have been performed and the results are shown in [Figure](#page-33-0) 46 and [47](#page-33-1) respectively.

Figure 46. Quasi-peak measurement at 230 V_{AC} - full load

2.12 Board layout

Figure 48. Complete layout

Figure 49. Top overlay

3 Conclusions

The presented flyback converter is suitable for different applications. It can be used as an external adapter or as an auxiliary power supply in consumer equipment. Special attention was dedicated to light load performance and the bench results are good with very low input power in light load conditions. The efficiency performances were compared with requirements of the ENERGY STAR program (Version 2.0) for an external AC-DC adapter with very good results; the measured active mode efficiency is always higher in respect to the minimum required.

Appendix A Test equipment and measurement of efficiency and light load performance

The converter input power has been measured using a wattmeter. The wattmeter simultaneously measures the converter input current (using its internal ammeter) and voltage (using its internal voltmeter). The wattmeter is a digital instrument, so it samples the current and voltage and converts them into digital forms. The digital samples are then multiplied, yielding the instantaneous measured power. The sampling frequency is in the range of 20 kHz (or higher, depending on the instrument used). The display provides the average measured power, averaging the instantaneous measured power in a short period of time (1 s typ.).

[Figure](#page-36-1) 51 shows how the wattmeter is connected to the UUT (unit under test) and to the AC source, as well as the wattmeter's internal block diagram.

An electronic load has been connected to the output of the power converter (UUT), enabling the user to set and measure the converter load current, while the output voltage has been measured by a voltmeter. The output power is the product of the load current vs. output voltage.

The ratio between the output power, calculated as previously mentioned, and the input power, measured by the wattmeter, is the converter's efficiency. It has been measured in different input/output conditions acting on the AC source and on the electronic load.

Notes on input power measurement

This section shows two possible connections between the wattmeter and the unit under test (UUT) for power measurements, each represented in $Figure 51$ $Figure 51$ by the connection of the switch either in position 1 or in position 2.

If the switch shown in *[Figure](#page-36-1) 51* is in position 1 (see also the simplified scheme in [Figure](#page-37-0) 52), the ammeter's internal shunt resistance (which is higher than zero) must be taken into account. This resistance produces a voltage drop (then an input measured voltage) higher than the input voltage at the UUT's input. This voltage drop is generally negligible if the UUT's input current is low (for example, when measuring the input power of

the UUT at light load conditions), but at heavy load conditions, when the UUT input current increases, the error introduced in the measurement with this setting can be relevant.

In this case, it is advisable to connect the switch shown in $Figure 51$ $Figure 51$ to position 2 (see simplified scheme in $Figure 52$ $Figure 52$; the UUT's input voltage is measured directly to the UUT's input terminal and the input current does not affect the measured input voltage.

With this setting, the measurement error is introduced by the shunt resistance of the voltmeter, which is not infinite, that then causes a leakage current inside the voltmeter itself. This current is measured by the ammeter together with the UUT's input current, but the error

is negligible at heavy loads, when the UUT's input current is much higher than the voltmeter's leakage current.

On the other hand, at light load conditions, when the UUT's input current decreases and approaches the voltmeter's leakage current, the measurement error introduced with this setting becomes significant.

To conclude, it is possible to say that the setting shown in [Figure](#page-37-0) 52 should be used for light loads and standby measurements, while the setting in [Figure](#page-37-1) 53 for heavy loads and efficiency measurements. If it is not clear which measurement scheme has the least effect on the results, you can try with both and register the input power's lower value.

As noted in IEC 62301, instantaneous measurements are appropriate when power readings are stable. The UUT should be operated at 100% of the nameplate output current output for at least 30 minutes (warm-up period) immediately prior to conducting efficiency measurements. After this warm-up period, the AC input power should be monitored for

a period of five minutes to assess the stability of the UUT. If the power level does not drift by more than 5% from the maximum value observed, the UUT can be considered stable and the measurements can be recorded at the end of the five minute period.

If the AC input power is not stable over a five minute period, the average power or accumulated energy should be measured over time for both the AC input and DC output. Some wattmeter models allow integrating the measured input power in a time range and then measuring the energy absorbed by the UUT during the integration time. The average input power is calculated by dividing the measured energy by the integration time itself.

References

- 1. ENERGY STAR[®] Program Requirements for Single Voltage External Ac-Dc and Ac-Ac Power Supplies (version 2.0)
- 2. VIPer25 datasheet

Revision history

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

42/42 Doc ID 17998 Rev 1

