

**2W STEREO AUDIO POWER AMPLIFIER WITH SHUTDOWN**

**Description**

The AA4003 is a Class AB stereo Audio Power Amplifier which can deliver 2.0W into 4Ω speakers with limitation of THD+N less than 1%. The chip is designed specially for Portable DVD player, Portable Media Player, LCD monitor and Digital Photo Frame applications.

AA4003 is available in packages of SOIC-16 and TSSOP-20(EDP).



**Features**

- Output Power  
BTL: 2.0W/CH (4Ω, THD+N≤1%)  
SE: 160mW/CH (16Ω, THD+N≤1%)
- Supply Voltage Range: 2.7V to 5.5V
- External Feedback Loop for Flexible Gain Set-up
- Low Power Consumption at Shutdown Mode 0.7μA Typical
- SE, BTL Mode Switchable
- Optimized Click/POP Noise Suppression
- Thermal Shutdown Protection


**Applications**

- Portable DVD Player
- Portable Media Player
- LCD Monitor
- Digital Photo Frame

**Pin Assignments**



**Typical Applications Circuit**



**Typical Application Circuit of AA4003 (M Package)**

## Pin Descriptions

Pin Number		Pin Name	Function
G Package	M Package		
1	1	SHUTDOWN	Shutdown mode enable pin, active High
2,7,19	2,7,15	GND	Signal ground
3	3	OUTL+	Left channel positive output
4,17	4,13	VDD	Power supply pin
5	5	OUTL-	Left channel negative output
6	6	LIN-	Left channel negative input
8	8	LIN+	Left channel positive input
9,10,11,12	–	PGND	Power ground, used for thermal release
13	9	RIN+	Right channel positive input
14	10	BYPASS	Internal reference voltage pin, connect a 1.0 $\mu$ F capacitor to GND
15	11	RIN-	Right channel negative input
16	12	OUTR-	Right channel negative output
18	14	OUTR+	Right channel positive output
20	16	HP-SENSE	SE, BTL Mode switch pin, L – BTL Mode H – SE Mode

## Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating		Unit
V <sub>DD</sub>	Supply Voltage	6		V
V <sub>IN</sub>	Input Voltage	-0.3 to V <sub>DD</sub> +0.3		V
P <sub>D</sub>	Power Dissipation	Internally limited		–
$\theta_{JA}$	Package Thermal Resistance	M Package	90	°C/W
		G Package	50 (Note 2)	
T <sub>J</sub>	Operating Junction Temperature	+150		°C
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C
T <sub>LEAD</sub>	Lead Temperature 1.6mm from Case for 10 Seconds	+260		°C
–	ESD (Human Body Model)	2000		V
–	ESD (Machine Model)	300		V

- Notes:
1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.
  2. Chip is soldered to 200mm<sup>2</sup> copper (top side solder mask) of 1oz. on PCB with 8x0.5mm vias.


## Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub>	Supply Voltage	2.7	5.5	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+85	°C


**Electrical Characteristics** ( $V_{DD}=5V$ ,  $T_A=+25^{\circ}C$ ,  $C_I=1\mu F$ ,  $C_{OUT}=220\mu F$  and  $R_I=R_F=20k\Omega$  unless otherwise specified. For SE Mode,  $HP\_SENSE=5V$ , for BTL Mode,  $HP\_SENSE=0V$ )

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD}$	Quiescent Current	SE Mode, $V_{IN}=0$ , $I_O=0$	-	3	10	mA
		BTL Mode, $V_{IN}=0$ , $I_O=0$	-	6	20	
$I_{SD}$	Shutdown Current	$V_{SHUTDOWN}=5V$	-	0.7	2.0	$\mu A$
$V_{IH}$	HP_SENSE LOGIC	-	4	-	-	V
$V_{IL}$		-	-	-	0.8	V
$V_{IH}$	SHUTDOWN LOGIC	-	3	-	-	V
$V_{IL}$		-	-	-	0.8	V
-	Thermal Shutdown Temperature	-	-	+170	-	$^{\circ}C$
-	Hysteresis Temperature Window	-	-	+25	-	$^{\circ}C$
<b>SE Mode</b>						
$P_O$	Output Power	THD+N=1%, $R_L=32\Omega$	-	80	-	mW
		THD+N=10%, $R_L=32\Omega$	-	110	-	
		THD+N=1%, $R_L=16\Omega$	-	160	-	
		THD+N=10%, $R_L=16\Omega$	-	220	-	
THD+N	Total Harmonic Distortion + Noise	$P_O=75mW$ , $R_L=32\Omega$	-	0.2	-	%
SNR	Signal to Noise Ratio	$P_O=75mW$ , $R_L=32\Omega$	-	90	-	dB
$X_{TALK}$	Crosstalk	$P_O=75mW$ , $R_L=32\Omega$ , $f=1kHz$	-	-80	-	dB
PSRR	Power Supply Rejection Ratio	$C_b=1\mu F$ , $f=1kHz$ , $V_{RIPPLE}=0.2V_{RMS}$ , $R_L=16\Omega$	-	60	-	dB
<b>BTL Mode</b>						
$V_{OS}$	Output Offset Voltage	$V_{IN}=0V$ , No load	-	$\pm 5$	$\pm 50$	mV
$P_O$	Output Power	THD+N=1%, $R_L=4\Omega$	-	2	-	W
		THD+N=10% $R_L=4\Omega$	-	2.5	-	
		THD+N=1% $R_L=8\Omega$	-	1.1	-	
		THD+N=10% $R_L=8\Omega$	-	1.5	-	
THD+N	Total Harmonic Distortion + Noise	$P_O=1W$ , $R_L=4\Omega$	-	0.1	-	%
SNR	Signal to Noise Ratio	$P_O=1W$ , $R_L=8\Omega$	-	95	-	dB
$X_{TALK}$	Crosstalk	$P_O=1W$ , $R_L=8\Omega$ , $f=1kHz$	-	-80	-	dB
PSRR	Power Supply Rejection Ratio	$C_b=1\mu F$ , $f=1kHz$ , $V_{RIPPLE}=0.2V_{RMS}$ , $R_L=8\Omega$	-	67	-	dB


**Performance Characteristics**




**Quiescent Current vs. Supply Voltage**




**Quiescent Current vs. Ambient Temperature**




**THD+N vs. Output Power @ SE Mode**



**THD+N vs. Output Power @ BTL Mode**




**THD+N vs. Frequency @ SE Mode**




**THD+N vs. Frequency @ BTL Mode**


**Performance Characteristics (Cont.)**




**THD+N vs. Frequency @ SE Mode**




**THD+N vs. Frequency @ BTL Mode**




**Output Power vs. Resistor Load @ SE Mode**



**Output Power vs. Resistor Load @ BTL Mode**




**Output Power vs. Supply Voltage @ SE Mode**




**Output Power vs. Supply Voltage @ BTL Mode**


**Performance Characteristics (Cont.)**




**PSRR vs. Frequency @ SE Mode**



**PSRR vs. Frequency @ BTL Mode**



**Start-up Time vs. Bypass Capacitor**




**Closed Loop Frequency Response**


## Application Information

### SE/BTL Mode, HP\_SENSE Pin

The AA4003 can operate under 2 types of output configuration, BTL (Bridged-Tied-Load) mode and SE (Single-Ended) mode, determined by HP\_SENSE pin's logic level. (Here is the discussion about left channel only, it equally applies to right channel.)



**Figure 1. Output Configuration for Left Channel in BTL Mode**



**Figure 2. Output Configuration for Left Channel in SE Mode**

When HP\_SENSE pin is held low which sets the chip in BTL mode, the AMP2L unit is turned on. AMP2L has fixed unity gain internally, AC signal at OUT+ is 180 degree phase shifted from OUT-. Because the DC component (Output Bias voltage, approx 1/2 V<sub>DD</sub>) between OUT+ and OUT- is canceled, there is no necessity to use DC block capacitors for main speak. In BTL mode, output voltage swing across main speaker is about 2 times that in SE mode, so there is 4 times output power compared to SE mode with same load and input. (see Figure 1)

If applying high level to HP\_SENSE pin which sets the chip in SE mode, the AMP2L unit is in high impedance state. There is no current loop between OUT+ and OUT-, the main speak is naturally disabled without any hardware change. The output audio signal rides on bias voltage at OUT- (Output Bias voltage, approx 1/2 V<sub>DD</sub>), so it has to use a capacitor C<sub>OUT</sub> to block DC bias and couple AC signal to headphone speak. (See Figure 2)

It is recommended to connect HP\_SENSE to the headphone jack switch pin illustrated in Figure 1.

When headphone plug is not inserted, the voltage of HP\_SENSE pin is determined by voltage divider formed by R1 and R<sub>PD</sub>. For given resistor's value in Figure 1, R1=100kΩ, R<sub>PD</sub>=1.5kΩ, DC voltage at HP\_SENSE is about 74mV. AC signal equals output amplitude of OUT- through C<sub>OUT</sub>, so signal at HP\_SENSE node is 74mV DC plus AC signal. The maximum peak-to-peak voltage at OUT- is no greater than V<sub>DD</sub> (supply voltage 5.0V), so the positive maximum voltage of HP\_SENSE node will be no greater than 2.5V+75mV≈2.575V, which is less than HP\_SENSE input high level minimum value (4.0V). That means the chip is in BTL mode and there is no risk of operation mode switch between SE and BTL. When headphone plug is inserted, as the R<sub>PD</sub> is disconnected from R1, the voltage of HP\_SENSE pin is pulled up by R1 to V<sub>DD</sub> and sets the chip in SE mode.

HP\_SENSE pin can also be connected to MCU I/O port to control the mode switch through MCU.

It is necessary to note that AA4003 still can drive headphone even in BTL mode because OUT- is always active whatever the chip is in SE or BTL mode.

### C<sub>IN</sub>, C<sub>OUT</sub>, C<sub>b</sub> and C<sub>s</sub> (Power Supply) Selection

For input stages of AA4003, input capacitors C<sub>I</sub> is used to accommodate different DC level between input source and AA4003 bias voltage (about 2.31V). Input capacitors C<sub>I</sub> and input resistors R<sub>I</sub> form a first order High Pass Filter, which determines the lower corner frequency according to the classic equation below,

$$f_{CIL} = \frac{1}{2\pi R_I * C_I} \dots\dots\dots(1)$$

Similarly, for output stage in SE mode, output capacitor (C<sub>OUT</sub>), and headphone load also form a first order High Pass Filters, and its cut-off frequency is determined by equation 2.



## Application Information (Cont.)

$$f_{COL} = \frac{1}{2\pi R_{HP} * C_{OUT}} \dots\dots\dots(2)$$

The purpose of bypass capacitor (Cb) is to filter internal noise, reduce harmonic distortion, and improve power supply rejection ratio performance. Tantalum or ceramic capacitor with low ESR is recommended, and it should be placed as close as possible to the chip in PCB layout. The chip will not work until internal DC bias is set up completely. So the size of Cb will also affect the chip start up time, which is approx linearly proportional to the value of bypass capacitor. For AA4003, here are various start-up times for several typical capacitor values. (see Figure “Start-up Time vs Bypass Capacitor” in page 7)

Cb (μF)	Start up Time (ms)
0.33	340
0.47	420
1.0	970

For AA4003 power supply, it is better to use an individual power source generated from voltage regulator split from video, digital circuit units in system. The power supply bypass capacitors, Cs, is recommended to use one low ESR electrolytic capacitor between 4.7μF to 10μF with a parallel 0.1μF ceramic capacitor which is located close to the chip.

### Setup Proper Gain, Design Example

The closed loop gain of AA4003 is determined by the ratio of feedback resistor (Rf) to input resistor (Ri).

$$A_V = \frac{R_F}{R_I} \dots\dots\dots(3)$$

#### Example:

V<sub>DD</sub>=5V, R<sub>L</sub>=8Ω, BTL configuration, Desired output power P<sub>O</sub>=1.0W (each channel), THD+N≤1%. Input signal, V<sub>IN</sub>=1.0VRMS from D-A converter.

#### Step 1,

To check if the chip can deliver 1W to 8Ω load with the limitation of THD+N≤1%, V<sub>DD</sub>=5V. From Figure “THD+N vs. Output Power @BTL Mode” in Page 5, Figure “Output Power vs. Resistor Load @ BTL Mode” in Page 6, AA4003 can deliver 1W to 8Ω load each channel.

#### Step 2,

If yes, to calculate output voltage,

$$V_{OUT} = \sqrt{P_O * R_L} = \sqrt{1 * 8} = 2.83 V_{RMS}$$

So pass-band gain, AV=V<sub>OUT</sub>/V<sub>IN</sub>=2.83x.

#### Step 3,

Assuming input resistor is 20kΩ, the feedback resistor=20kΩ\*1.415=28.3kΩ. Select the closest standard value 28kΩ.

### Shutdown

AA4003 has a shutdown feature to reduce power consumption. If apply high level to shutdown pin, output amplifiers will be turned off, bias circuit is also disabled, the maximum current drawn from V<sub>DD</sub> is less than 2.0μA. A logic low level will enable the device.

### Optimizing CLICK/POP Noise

The AA4003 includes optimized circuits to suppress CLICK/POP noise during power up/power down transition.

In BTL mode the AA4003 can effectively reduce most common mode signal including CLICK/POP noise.

In SE mode, optimized ramp for rise/fall edge of BIAS can significantly reduce click/pop noise due to charge and/or discharge output capacitor (C<sub>OUT</sub>). Furthermore, increasing bypass capacitor value (Cb) can slower ramp of charging bypass capacitor, prolong start-up time, mask most of transient noises before bias voltage is set up completely. It is recommended to use 1.0μF capacitor with lower ESR.

## Application Information (Cont.)

### Power Dissipation, Efficiency and Thermal Design Consideration

For Class AB amplifiers, Formula 4 is the basic equation of efficiency worked in BTL configuration,

$$\eta = \frac{\pi V_P}{4V_{DD}} \dots\dots\dots (4)$$

here  $V_P$  is output peak voltage across the load.

Thermal dissipation becomes major concern when delivering more output power especially in BTL mode. The maximum power dissipation can be calculated by following equation.

$$P_{D_{MAX}} = \frac{T_{J_{MAX}} - T_A}{\theta_{JA}} \dots\dots\dots (5)$$

Here  $T_{J_{MAX}}$  is maximum operating junction temperature,  $150^{\circ}\text{C}$ ,  $T_A$  is ambient temperature,  $\theta_{JA}$  is thermal resistance from junction to ambient, which is  $50^{\circ}\text{C/W}$  for TSSOP-20(EDP), given in datasheet.

Assuming  $T_A$  is  $25^{\circ}\text{C}$ , the maximum power dissipation  $P_{D_{MAX}}$  is about 2.5W according to formula 6.

There is another formula about power dissipation which is determined by supply voltage and load resistance.

$$P_{DBTL_{MAX}} = \frac{2V_{DD}^2}{\pi^2 R_L} \dots\dots\dots (6)$$

If power dissipation calculated in an application is larger than that package permitted, there will be a need to assemble an additional heat sink, or keep ambient temperature around the chip low, or increase load resistance, or decrease power supply voltage.

Here is an example. Assuming  $V_{DD}=5.0\text{V}$ ,  $R_L=4\Omega$ , stereo in BTL mode,

$$P_{DBTL_{MAX}} = \frac{2V_{DD}^2}{\pi^2 R_L} = \frac{2 \times 5^2}{3.14^2 \times 4} = 1.266 \text{ W}$$

Per channel, total power dissipation  $P_{DTOTAL}=2 * P_{DBTL_{MAX}}=2.53\text{W}$ . According to formula 6, maximum ambient temperature is,

$$T_A = T_{J_{MAX}} - \theta_{JA} * P_{DBTL_{MAX}} = 150 - 50 * 2.53 = 23.5^{\circ}\text{C}$$

That is to say, if user wants AA4003 to delivery 2W power per channel to  $4\Omega$  load at  $V_{DD}=5.0\text{V}$ , BTL mode, ambient temperature has to hold lower than  $+23.5^{\circ}\text{C}$ . When junction temperature exceeds about  $+170^{\circ}\text{C}$ , OTSD feature will be enabled, and shut down the device to limit total power dissipation.

There is an exposed thermal pad on bottom of the chip to provide the direct thermal path from die to heat sink. It is recommended to use copper on the surface of Printed Circuit Board as heat sink. To dig some matrix regular holes under chip, remove mask of this area copper, and make sure to keep them contact well when soldering on PCB are also recommended. (See Figure 3)

### Recommended PCB Layout for AA4003

Using wide traces for power supply to reduce power losses caused by parasitic resistance in all outputs is useful to help releasing heat away from the chip. It is recommended to place bypass capacitor, power supply bypass capacitors as close as possible to the chip. Figure 3 and Figure 4 show the recommended layout for double layer PCB.

**Application Information** (Cont.)




Figure 3. Copper and Holes under Part





Figure 4. Top Route and Silk Screens

## Ordering Information




Diodes IC's Pb-free products, as designated with "E1" suffix in the part number, are RoHS compliant.  
Products with "G1" suffix are available in green packages.

Package	Temperature Range	Part Number		Marking ID		Packing
		Lead Free	Green	Lead Free	Green	
TSSOP-20(EDP)	-40 to +85°C	AA4003G-E1	AA4003G-G1	AA4003G	AA4003GG	Tube
		AA4003GTR-E1	AA4003GTR-G1	AA4003G	AA4003GG	Tape & Reel
SOIC-16	-40 to +85°C	AA4003M-E1	AA4003M-G1	AA4003M-E1	AA4003M-G1	Tube
		AA4003MTR-E1	AA4003MTR-G1	AA4003M-E1	AA4003M-G1	Tape & Reel

**Package Outline Dimensions** (All dimensions in mm(inch).)


(1) Package Type: TSSOP-20(EDP)



Note: Eject hole, oriented hole and mold mark is optional.

**Package Outline Dimensions** (Cont. All dimensions in mm(inch).)

(2) Package Type: SOIC-16




Note: Eject hole, oriented hole and mold mark is optional.

Symbol	D				D1			
	min(mm)	max(mm)	min(inch)	max(inch)	min(mm)	max(mm)	min(inch)	max(inch)
Option1	1.350	1.750	0.053	0.069	1.250	1.650	0.049	0.065
Option2	-	1.260	-	0.050	1.020	-	0.040	-

**Suggested Pad Layout**


(1) Package Type: TSSOP-20(EDP)



Dimensions	Z (mm)/(inch)	G (mm)/(inch)	X (mm)/(inch)	Y (mm)/(inch)	E (mm)/(inch)	X1 (mm)/(inch)	Y1 (mm)/(inch)
Value	7.720/0.304	4.160/0.164	0.420/0.017	1.780/0.070	0.650/0.026	4.500/0.177	3.300/0.130

**Suggested Pad Layout (Cont.)**

(2) Package Type: SOIC-16



Dimensions	Z (mm)/(inch)	G (mm)/(inch)	X (mm)/(inch)	Y (mm)/(inch)	E (mm)/(inch)
Value	6.900/0.272	3.900/0.154	0.650/0.026	1.500/0.059	1.270/0.050



**IMPORTANT NOTICE**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

**LIFE SUPPORT**

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2012, Diodes Incorporated

[www.diodes.com](http://www.diodes.com)