

February 1992

Features

- Low Power Standby 50µW Max.
- Low Power Operation 20mW/MHz Max.
- Fast Access Time 180ns Max.
- Data Retention @ 2.0V Min.
- TTL Compatible Input/Output
- High Output Drive - 2 TTL Loads
- High Noise Immunity
- On-Chip Address Register
- Two-Chip Selects for Easy Array Expansion
- Three-State Output

Description

The HM-6518 is a 1024 x 1 static CMOS RAM fabricated using self-aligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.

The HM-6518 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over-temperature.


Ordering Information

| PACKAGE | TEMPERATURE RANGE | 180ns | 250ns |
|-------------|-------------------|---------------|--------------|
| Plastic DIP | -40°C to +85°C | HM3-6518B-9 | HM3-6518-9 |
| Ceramic DIP | -40°C to +85°C | HM1-6518B-9 | HM1-6518-9 |
| | -55°C to +125°C | HM1-6518B/883 | HM1-6518/883 |

* Respective /883 specifications are included at the end of this data sheet.


Pinout

18 LEAD DIP
TOP VIEW



| PIN | DESCRIPTION |
|-----------|---------------|
| A | Address Input |
| \bar{E} | Chip Enable |
| \bar{W} | Write Enable |
| S | Chip Select |
| D | Data Input |
| Q | Data Output |

Functional Diagram



ALL LINES POSITIVE LOGIC - ACTIVE HIGH
THREE STATE BUFFERS:
A HIGH → OUTPUT ACTIVE

DATA LATCHES:
L HIGH → Q = D
Q LATCHES ON RISING EDGE OF L

ADDRESS LATCHES AND GATED DECODERS:
LATCH ON FALLING EDGE OF \bar{E}
GATE ON FALLING EDGE OF \bar{E}

Specifications HM-6518

Absolute Maximum Ratings

| | |
|--|----------------------|
| Supply Voltage | +7.0V |
| Input, Output or I/O Voltage | GND-0.3V to VCC+0.3V |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature | +175°C |
| Lead Temperature (Soldering 10s) | +300°C |
| ESD Classification | Class 1 |

Reliability Information

| | | |
|---|---------------|---------------|
| Thermal Resistance | θ_{ja} | θ_{jc} |
| Ceramic DIP Package | 75°C/W | 18°C/W |
| Maximum Package Power Dissipation at +125°C | | |
| Ceramic DIP Package | 0.67W | |
| Gate Count | 1936 Gates | |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

| | | | | |
|-------------------------------|----------------|-----------------------------|-----------------------------|----------------|
| Operating Voltage Range | +4.5V to +5.5V | Operating Temperature Range | HM-6518B-9, HM-6518-9 | -40°C to +85°C |
|-------------------------------|----------------|-----------------------------|-----------------------------|----------------|

DC Electrical Specifications VCC = 5V ± 10%; T_A = -40°C to +85°C (HM-6518B-9, HM-6518-9)

| PARAMETER | SYMBOL | LIMITS | | UNITS | TEST CONDITIONS | |
|-----------------------------------|------------|---------|---------|-------|---|--|
| | | MIN | MAX | | | |
| Standby Supply Current | ICCSB | - | 10 | μA | IO = 0mA, VI = VCC or GND, VCC = 5.5V | |
| Operating Supply Current (Note 1) | ICCOP | - | 4 | mA | \bar{E} = 1MHz, IO = 0mA, VI = VCC or GND, VCC = 5.5V | |
| Data Retention Supply Current | HM-6518B-9 | ICCDR | - | 5 | μA | VCC = 2.0V, IO = 0mA, VI = VCC or GND, \bar{E} = VCC |
| | HM-6518-9 | | - | 10 | μA | |
| Data Retention Supply Voltage | VCCDR | 2.0 | - | V | | |
| Input Leakage Current | II | -1.0 | +1.0 | μA | VI = VCC or GND, VCC = 5.5V | |
| Output Leakage Current | IOZ | -1.0 | +1.0 | μA | VO = VCC or GND, VCC = 5.5V | |
| Input Low Voltage | VIL | -0.3 | 0.8 | V | VCC = 4.5V | |
| Input High Voltage | VIH | VCC-2.0 | VCC+0.3 | V | VCC = 5.5V | |
| Output Low Voltage | VOL | - | 0.4 | V | IO = 3.2mA, VCC = 4.5V | |
| Output High Voltage | VOH | 2.4 | - | V | IO = -0.4mA, VCC = 4.5V | |

Capacitance T_A = +25°C

| PARAMETER | SYMBOL | MAX | UNITS | TEST CONDITIONS |
|-----------------------------|--------|-----|-------|---|
| Input Capacitance (Note 2) | CI | 6 | pF | f = 1MHz, All measurements are referenced to device GND |
| Output Capacitance (Note 2) | CO | 10 | pF | |

NOTES:

1. Typical derating 1.5mA/MHz increase in ICCOP.
2. Tested at initial design and after major design changes.

Specifications HM-6518

AC Electrical Specifications $V_{CC} = 5V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (HM-6518B-9, HM-6518-9)


| PARAMETER | SYMBOL | LIMITS | | | | UNITS | TEST CONDITIONS |
|------------------------------------|------------|------------|-----|-----------|-----|-------|-----------------|
| | | HM-6518B-9 | | HM-6518-9 | | | |
| | | MIN | MAX | MIN | MAX | | |
| Chip Enable Access Time | (1) TELQV | - | 180 | - | 250 | ns | (Notes 1, 3) |
| Address Access Time | (2) TAVQV | - | 180 | - | 250 | ns | (Notes 1, 3, 4) |
| Chip Select Output Enable Time | (3) TSLQX | 5 | 120 | 5 | 160 | ns | (Notes 2, 3) |
| Write Enable Output Disable Time | (4) TWLQZ | - | 120 | - | 160 | ns | (Notes 2, 3) |
| Chip Select Output Disable Time | (5) TSHQZ | - | 120 | - | 160 | ns | (Notes 2, 3) |
| Chip Enable Pulse Negative Width | (6) TELEH | 180 | - | 250 | - | ns | (Notes 1, 3) |
| Chip Enable Pulse Positive Width | (7) TEHEL | 100 | - | 100 | - | ns | (Notes 1, 3) |
| Address Setup Time | (8) TAVEL | 0 | - | 0 | - | ns | (Notes 1, 3) |
| Address Hold Time | (9) TELAX | 40 | - | 50 | - | ns | (Notes 1, 3) |
| Data Setup Time | (10) TDVWH | 80 | - | 110 | - | ns | (Notes 1, 3) |
| Data Hold Time | (11) TWHDX | 0 | - | 0 | - | ns | (Notes 1, 3) |
| Chip Select Write Pulse Setup Time | (12) TWLSH | 100 | - | 130 | - | ns | (Notes 1, 3) |
| Chip Enable Write Pulse Setup Time | (13) TWLEH | 100 | - | 130 | - | ns | (Notes 1, 3) |
| Chip Select Write Pulse Hold Time | (14) TSLWH | 100 | - | 130 | - | ns | (Notes 1, 3) |
| Chip Enable Write Pulse Hold Time | (15) TELWH | 100 | - | 130 | - | ns | (Notes 1, 3) |
| Write Enable Pulse Width | (16) TWLWH | 100 | - | 130 | - | ns | (Notes 1, 3) |
| Read or Write Cycle Time | (17) TELEL | 280 | - | 350 | - | ns | (Notes 1, 3) |

NOTES:

1. Input pulse levels: 0.8V to $V_{CC} - 2.0V$; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, $CL = 50pF$ (min) - for CL greater than 50pF, access time is derated by 0.15ns per pF.
2. Tested at initial design and after major design changes.
3. $V_{CC} = 4.5V$ and $5.5V$.
4. $TAVQV = TELQV + TAVEL$.

Timing Waveforms

READ CYCLE



TRUTH TABLE

| TIME REFERENCE | INPUTS | | | | | OUTPUTS | FUNCTION |
|----------------|-----------|------------|-----------|---|---|---------|--|
| | \bar{E} | $\bar{S1}$ | \bar{W} | A | D | Q | |
| -1 | H | H | X | X | X | Z | Memory Disabled |
| 0 | | X | H | V | X | Z | Cycle Begins, Addresses are Latched |
| 1 | L | L | H | X | X | X | Output Enabled |
| 2 | L | L | H | X | X | V | Output Valid |
| 3 | | L | H | X | X | V | Output Latched |
| 4 | H | H | X | X | X | Z | Device Disabled, Prepare for Next Cycle (Same as -1) |
| 5 | | X | H | V | X | Z | Cycle Ends, Next Cycle Begins (Same as 0) |

NOTE: 1. Device selected only if both $\bar{S1}$ and $\bar{S2}$ are low, and deselected if either $\bar{S1}$ or $\bar{S2}$ are high

In the HM-6518 read cycle the address information is latched into the on chip registers on the falling edge of \bar{E} ($T = 0$). Minimum address setup and hold time requirements must be met. After the required hold time the addresses may change state without affecting device operation. In order for the output to be read $\bar{S1}$, $\bar{S2}$ and \bar{E} must

be low, \bar{W} must be high. When \bar{E} goes high the output data is latched into an on chip register. Taking either or both $\bar{S1}$ or $\bar{S2}$ high forces the output buffer to a high impedance state. The output data may be re-enabled at any time by taking $\bar{S1}$ and $\bar{S2}$ low. On the falling edge of \bar{E} the data will be unlatched.

