**Datasheet** 

# **Description**

The 8P391208 is intended to take 1 or 2 reference clocks, select between them, using a pin selection and generate up to 8 outputs that are the same as the reference frequency.


8P391208 supports two output banks, each with its own power supply. All outputs in one bank would generate the same output frequency, and each bank can be individually controlled for output type or output enable.

The device can operate over the -40°C to +85°C temperature range.

#### **Features**

- Two differential inputs support LVPECL, LVDS, HCSL or LVCMOS reference clocks
- Accepts input frequencies ranging from 1PPS (1Hz) to 700MHz (up to 1GHz when configured into HCSL output mode at 3.3V)
- Select which of the two input clocks is to be used as the reference clock for which bank via pin selection
- · Generates 8 differential outputs
- Differential outputs selectable as LVPECL, LVDS, CML or HCSL
- · CML mode supports two different voltage swings
- Differential outputs support frequencies from 1PPS to 700MHz (up to 1GHz when configured into HCSL output mode at 3.3V)
- · Outputs arranged in 2 banks of 4 outputs each
- Each bank supports a separate power supply of 3.3V, 2.5V or 1.8V
- Controlled by 3-level input pins
- · Input mux selection control pin
- Control inputs are 3.3V-tolerant for all core voltages
- Output noise floor of -153dBc/Hz at 156.25MHz
- Core voltage supply of 3.3V, 2.5V or 1.8V
- -40°C to +85°C ambient operating temperature
- · Lead-free (RoHS 6) packaging


# **Block Diagram**





# **Pin Assignments**

Figure 1: Pin Assignments for 5mm × 5mm 32-pin VFQFN Package



# **Pin Description and Characteristic Tables**

**Table 1: Pin Description** 

Number	Name	Type <sup>[1</sup>	]	Description
1	IOA1	Input	Pullup / Pulldown	Controls output functions for Bank A. 3-level input.
2	QA0	Output		Positive differential clock output. Included in Bank A. Refer to Output Drivers section for more details.
3	nQA0	Output		Negative differential clock output. Included in Bank A. Refer to Output Drivers section for more details.
4	QA1	Output		Positive differential clock output. Included in Bank A. Refer to Output Drivers section for more details.
5	nQA1	Output		Negative differential clock output. Included in Bank A. Refer to Output Drivers section for more details.
6	V <sub>CCOA</sub>	Power		Output voltage supply for Output Bank A.
7	QA2	Output		Positive differential clock output. Included in Bank A. Refer to Output Drivers section for more details.
8	nQA2	Output		Negative differential clock output. Included in Bank A. Refer to Output Drivers section for more details.
9	QA3	Output		Positive differential clock output. Included in Bank A. Refer to Output Drivers section for more details.



## **Table 1: Pin Description (Continued)**

10	nQA3	Output		Negative differential clock output. Included in Bank A. Refer to Output Drivers section for more details.
11	nc	Unused		Unused. Do not connect.
12	V <sub>CC</sub>	Power		Core Logic voltage supply.
13	CLK_SEL	Input	Pullup / Pulldown	Input Clock Selection Control pin. 3-level input. This pin's function is described in the Input Selection section.
14	nc	Unused		Unused. Do not connect.
15	nQB3	Output		Negative differential clock output. Included in Bank B. Refer to Output Drivers section for more details.
16	QB3	Output		Positive differential clock output. Included in Bank B. Refer to Output Drivers section for more details.
17	nQB2	Output		Negative differential clock output. Included in Bank B. Refer to Output Drivers section for more details.
18	QB2	Output		Positive differential clock output. Included in Bank B. Refer to Output Drivers section for more details.
19	V <sub>CCOB</sub>	Power		Output voltage supply for Output Bank B.
20	nQB1	Output		Negative differential clock output. Included in Bank B. Refer to Output Drivers section for more details.
21	QB1	Output		Positive differential clock output. Included in Bank B. Refer to Output Drivers section for more details.
22	nQB0	Output		Negative differential clock output. Included in Bank B. Refer to Output Drivers section for more details.
23	QB0	Output		Positive differential clock output. Included in Bank B. Refer to Output Drivers section for more details.
24	IOB1	Input	Pullup / Pulldown	Controls output functions for Bank B. 3-level input.
25	CLK1	Input	Pulldown	Non-inverting differential clock input.
26	nCLK1	Input	Pullup / Pulldown	Inverting differential clock input. $V_{\rm CC}/2$ when left floating (set by the internal pullup and pulldown resistors).
27	V <sub>CC</sub>	Power		Core Logic voltage supply.
28	IOB0	Input	Pullup / Pulldown	Controls output functions for Bank B. 3-level input.
29	IOA0	Input	Pullup / Pulldown	Controls output functions for Bank A. 3-level input.
30	V <sub>CC</sub>	Power		Core Logic voltage supply.
31	nCLK0	Input	Pullup / Pulldown	Inverting differential clock input. $V_{\rm CC}/2$ when left floating (set by the internal pullup and pulldown resistors).
32	CLK0	Input	Pulldown	Non-inverting differential clock input.
EP	V <sub>EE</sub>	Ground		Exposed pad must be connected to GND.

<sup>1.</sup> Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



#### **Table 2: Pin Characteristics**

Symbol	Parame	eter	Test Conditions	Minimum	Typical	Maximum	Unit
C <sub>IN</sub>	Input Capacitance				2		pF
		LVPECL					pF
	Dawer Dissipation	LVDS	V <sub>CCOx</sub> <sup>[1]</sup> = 3.465V or 2.625V		2.0		pF
	Power Dissipation Capacitance (per output pair)	CML, 400mV			2.0		pF
0		CML, 800mV					pF
$C_PD$		LVPECL	V <sub>CCOx</sub> <sup>[1]</sup> = 1.89V				pF
	QA[0:3], nQA[0:3]; QB[0:3], nQB[0:3]	LVDS			2.5		pF
	QB[0.3], ՈQB[0.3]	CML, 400mV			_ 2.5		pF
		CML, 800mV					pF
R <sub>PULLUP</sub>	Input Pullup Resistor				51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Res	istor			51		$k\Omega$

<sup>1.</sup> V<sub>CCOx</sub> refers to V<sub>CCOA</sub> for QA[3:0], nQA[3:0] or V<sub>CCOB</sub> for QB[3:0], nQB[3:0].



# **Principles of Operation**

### **Input Selection**

The 8P391208 supports two input references: CLK0 and CLK1 that may be driven with differential or single-ended clock signals. Either may be used as the source frequency for either or both output banks under control of the CLK\_SEL input pin.

**Table 3: Input Selection Control** 

CLK_SEL	Description
High	Banks A & B Both Driven from CLK1
Middle <sup>[1]</sup>	Bank A Driven from CLK0 & Bank B Driven from CLK1
Low	Banks A & B Both Driven from CLK0

<sup>1.</sup> A 'middle' voltage level is defined in Table 10. Leaving the input pin open will also generate this level via a weak internal resistor network.

### **Output Drivers**

The QA[0:3] and QB[0:3] clock outputs are provided with pin-controlled output drivers. The following table shows how each bank can be controlled. Each bank is separately controlled and all outputs within a single bank will behave the same way.

**Table 4: Output Mode and Enable Control** 

IOx[1]	IOx[0]	Output Bank Function
High	High	All outputs in the bank are high-impedance
High	Middle	All outputs in the bank are LVPECL
High	Low	All outputs in the bank are LVDS
Middle	High	All outputs in the bank are CML (400mV)
Middle	Middle	All outputs in the bank are high-impedance
Middle	Low	All outputs in the bank are HCSL
Low	High	All outputs in the bank are CML (800mV)
Low	Middle	All outputs in the bank are LVPECL
Low	Low	All outputs in the bank are high-impedance

CML operation supports both a 400mV (pk-pk) swing and an 800mV (pk-pk) swing selection.

The operating voltage ranges of each output is determined by its independent output power pin (V<sub>CCOA</sub> or V<sub>CCOB</sub>) and thus each can have different output voltage levels. Output voltage levels of 1.8V, 2.5V or 3.3V are supported for differential operation



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under **Absolute Maximum Ratings** may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Table 5: Absolute Maximum Ratings** 

Item	Rating
Supply Voltage, V <sub>CCX</sub> <sup>[1]</sup> to GND	3.6V
Inputs IOA[1:0], IOB[1:0], CLK_SEL, CLK0, nCLK0, CLK1, nCLK1	-0.5V to 3.6V
Outputs, I <sub>O</sub> QA[0:3], nQA[0:3]; QB[0:3], nQB[0:3]	
Continuous Current	40mA
Surge Current	60mA
Outputs, V <sub>O</sub> QA[0:3], nQA[0:3]; QB[0:3], nQB[0:3]	-0.5V to 3.6V
Operating Junction Temperature	125°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C
Lead Temperature (Soldering, 10s)	+260°C

<sup>1.</sup> V<sub>CCX</sub> denotes V<sub>CC</sub>, V<sub>CCOA</sub>, or V<sub>CCOB</sub>.

# **Supply Voltage Characteristics**

## Table 6: Power Supply Characteristics, $V_{CC} = V_{CCOx}^{[1]} = 3.3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>CC</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCOx</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>CC</sub>	Core Supply Current	All Outputs Configured for LVDS Logic Levels; Outputs Unloaded		22	25	mA
I <sub>ccox</sub>	Output Supply Current <sup>[2]</sup>	All Outputs Configured for LVDS Logic Levels; Outputs Unloaded		139	157	mA

# Table 7: Power Supply Characteristics, $V_{CC} = V_{CCOx}^{[1]} = 2.5V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>CC</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>CCOx</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>CC</sub>	Core Supply Current	All Outputs Configured for LVDS Logic Levels; Outputs Unloaded		19	22	mA
I <sub>ccox</sub>	Output Supply Current <sup>[2]</sup>	All Outputs Configured for LVDS Logic Levels; Outputs Unloaded		137	154	mA

NOTE 1. V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
 Internal dynamic switching current at maximum f<sub>OUT</sub> is included.

NOTE 1. V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
 Internal dynamic switching current at maximum f<sub>OUT</sub> is included.



Table 8: Power Supply Characteristics,  $V_{CC} = V_{CCOx}^{[1]} = 1.8V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>CC</sub>	Core Supply Voltage		1.71	1.8	1.89	V
V <sub>CCOx</sub>	Output Supply Voltage		1.71	1.8	1.89	V
I <sub>CC</sub>	Core Supply Current	All Outputs Configured for LVDS Logic Levels; Outputs Unloaded		15	17	mA
I <sub>ccox</sub>	Output Supply Current <sup>[2]</sup>	All Outputs Configured for LVDS Logic Levels; Outputs Unloaded		125	141	mA

Table 9: Typical Output Supply Current,  $V_{CC}$  = 3.3V, 2.5V or 1.8V,  $V_{EE}$  = 0V,  $T_A$  = 25°C

		Su		V <sub>CC</sub>	Ox <sup>[2]</sup> =	3.3V			V <sub>CC</sub>	Ox <sup>[2]</sup> =	2.5V			V <sub>CC</sub>	Ox <sup>[2]</sup> =	1.8V		
Symbol	Parameter <sup>[1]</sup>	Test Conditions	LVPECL	TADS	HCSL	CML (400mV)	CML (800mV)	LVPECL	LVDS	HCSL	CML (400mV)	CML (800mV)	LVPECL	TADS	HCSL	CML (400mV)	CML (800mV)	Unit
I <sub>CCOA</sub>	Bank A Output Supply Current	Outputs Unloaded	50	66	41	33	33	49	65	37	31	31	43	28	31	27	27	mA
I <sub>CCOB</sub>	Bank B Output Supply Current	Outputs Unloaded	50	66	41	33	33	49	65	37	31	31	43	28	31	27	27	mA

<sup>1.</sup> Internal dynamic switching current at maximum  $f_{\mbox{\scriptsize OUT}}$  is included.

NOTE 1. V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
 Internal dynamic switching current at maximum f<sub>OUT</sub> is included.

<sup>2.</sup>  $V_{CCOx}$  denotes  $V_{CCOA}$ , or  $V_{CCOB}$ .



#### **DC Electrical Characteristics**

Table 10: LVCMOS/LVTTL Control / Status Signals DC Characteristics for 3-Level Pins,  $V_{EE}$  = 0V,  $T_A$  = -40°C to +85°C

Symbol	Parameter	Signals	Test Conditions	Minimum	Typical	Maximum	Unit
			V <sub>CC</sub> = 3.3V	0.85*V <sub>CC</sub>		3.465	V
$V_{IH}$	V <sub>IH</sub> Input High Voltage	CLK_SEL, IOA[1:0], IOB[1:0]	V <sub>CC</sub> = 2.5V	0.85*V <sub>CC</sub>		2.625	V
	lg c.tage		V <sub>CC</sub> = 1.8V	0.85*V <sub>CC</sub>		1.89	V
	V <sub>IM</sub> Input Middle Voltage <sup>[1]</sup>		V <sub>CC</sub> = 3.3V	0.45*V <sub>CC</sub>		0.55*V <sub>CC</sub>	V
$V_{IM}$		CLK_SEL, IOA[1:0], IOB[1:0]	V <sub>CC</sub> = 2.5V	0.45*V <sub>CC</sub>		0.55*V <sub>CC</sub>	V
			V <sub>CC</sub> = 1.8V	0.45*V <sub>CC</sub>		0.55*V <sub>CC</sub>	V
			V <sub>CC</sub> = 3.3V	-0.3		0.15*V <sub>CC</sub>	V
$V_{IL}$	Input Low Voltage	CLK_SEL, IOA[1:0], IOB[1:0],	V <sub>CC</sub> = 2.5V	-0.3		0.15*V <sub>CC</sub>	V
			V <sub>CC</sub> = 1.8V	-0.3		0.15*V <sub>CC</sub>	V
I <sub>IH</sub>	Input High Current	CLK_SEL, IOA[1:0], IOB[1:0]	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V or 1.89V			150	μΑ
I <sub>IM</sub>	Input Middle Current	CLK_SEL, IOA[1:0], IOB[1:0]	V <sub>CC</sub> = 3.465V or 2.625V or 1.89V, V <sub>IN</sub> = V <sub>CC</sub> /2	-10		10	μА
I <sub>IL</sub>	Input Low Current	CLK_SEL, IOA[1:0], IOB[1:0],	V <sub>CC</sub> = 3.465V or 2.625V or 1.89V, V <sub>IN</sub> = 0V	-150			μА

<sup>1.</sup> For 3-level input pins, a mid-level voltage is used to select the 3<sup>rd</sup> state. This voltage will be maintained by a weak internal pull-up / pull-down network for each pin to select this state if the pin is left open. It is recommended that any external resistor networks used to select a middle-level input voltage be terminated to the device's core V<sub>CC</sub> voltage level.

Table 11: Differential Input DC Characteristics,  $V_{CC}$  = 3.3V±5%, 2.5V±5% or 1.8V±5%,  $V_{EE}$  = 0V,  $T_A$  = -40°C to +85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
I <sub>IH</sub>	Input High Current	CLKx, nCLKx <sup>[1]</sup>	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
	L Input Low Current		V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-5			μΑ
¹IL	I <sub>IL</sub> Input Low Current	nCLKx <sup>[1]</sup>	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Voltage <sup>[2]</sup>			0.2		1.3	V
V <sub>CMR</sub>	Common Mode Inpu	t Voltage <sup>[2], [3]</sup>		V <sub>EE</sub>		V <sub>CC</sub> -1.2	٧

<sup>1.</sup> CLKx denotes CLK0, CLK1. nCLKx denotes nCLK0, nCLK1.

<sup>2.</sup>  $V_{IL}$  should not be less than -0.3V.  $V_{IH}$  should not be higher than  $V_{CC.}$ 

<sup>3.</sup> Common mode voltage is defined as the cross-point.



Table 12: LVPECL DC Characteristics, V<sub>CC</sub> = 3.3V±5%, 2.5V±5% or 1.8V±5%, V<sub>EE</sub> = 0V,  $T_A = -40$ °C to +85°C

			$V_{CCOx}^{[1]} = 3.3V \pm 5\%$		$V_{CCOx}^{[1]} = 2.5V \pm 5\%$		$V_{CCOx}^{[1]} = 1.8V \pm 5\%$					
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OH</sub>	Output High Voltage <sup>[2]</sup>	Qx, nQx <sup>[3]</sup>	V <sub>CCOx</sub> -		V <sub>CCOx</sub> -	V <sub>CCOx</sub> - 1.35		V <sub>CCOx</sub> - 0.9	V <sub>CCOx</sub> - 1.50		V <sub>CCOx</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage <sup>[2]</sup>	Qx, nQx <sup>[2]</sup>	V <sub>CCOx</sub> - 2		V <sub>CCOx</sub> - 1.75	V <sub>CCOx</sub> -		V <sub>CCOx</sub> - 1.75	V <sub>EE</sub>		0.25	V

- V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
   Outputs terminated with 50Ω to V<sub>CCOX</sub> 2V when V<sub>CCOX</sub> = 3.3V±5% or 2.5V±5%. Outputs terminated with 50Ω to ground when V<sub>CCOX</sub> = 1.8V±5%.
   Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

## Table 13: LVDS DC Characteristics, $V_{CCOx}^{[1]} = 3.3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40$ °C to +85°C<sup>[1]</sup>

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>OD</sub>	Differential Output Voltage	Qx, nQx <sup>[2]</sup>		195		480	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	Qx, nQx <sup>[2]</sup>	Terminated $100\Omega$ across			50	mV
V <sub>OS</sub>	Offset Voltage	Qx, nQx <sup>[2]</sup>	Qx and nQx	1.1		1.375	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change	Qx, nQx <sup>[2]</sup>				50	mV

- 1. V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
- 2. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

# Table 14: LVDS DC Characteristics, $V_{CCOx}^{[1]} = 2.5V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to +85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>OD</sub>	Differential Output Voltage	Qx, nQx <sup>[2]</sup>		195		470	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	Qx, nQx <sup>[2]</sup>	Terminated $100\Omega$ across			50	mV
V <sub>OS</sub>	Offset Voltage	Qx, nQx <sup>[2]</sup>	Qx and nQx	1.1		1.375	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change	Qx, nQx <sup>[2]</sup>				50	mV

- V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
   Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.



## Table 15: LVDS DC Characteristics, $V_{CCOx}^{[1]} = 1.8V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>OD</sub>	Differential Output Voltage	Qx, nQx <sup>[2]</sup>		195		454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	Qx, nQx <sup>[2]</sup>	Terminated $100\Omega$ across			50	mV
V <sub>OS</sub>	Offset Voltage	Qx, nQx <sup>[2]</sup>	Qx and nQx	1.1		1.375	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change	Qx, nQx <sup>[2]</sup>				50	mV

# Table 16: CML (400mV Swing) DC Characteristics, $V_{CC}$ = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, $V_{CCOx}^{[1]}$ = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, $V_{EE}$ = 0V, $T_A$ = -40°C to +85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage	Qx, nQx <sup>[2]</sup>	w	V <sub>CCOx</sub> - 0.1		V <sub>CCOx</sub>	V
V <sub>OL</sub>	Output Low Voltage	Qx, nQx <sup>[2]</sup>	Terminated with $50\Omega$ to $V_{CCOx}$	V <sub>CCOx</sub> - 0.5		V <sub>CCOx</sub> - 0.3	V
V <sub>OUT</sub>	Output Voltage Swing	Qx, nQx <sup>[2]</sup>	COOX	300		500	mV

<sup>1.</sup>  $V_{CCOx}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ .

### Table 17: CML (800mV Swing) DC Characteristics, $V_{CC}$ = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, $V_{CCOx}^{[1]} = 3.3V \pm 5\%$ , 2.5V $\pm 5\%$ or 1.8V $\pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40$ °C to +85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage	Qx, nQx <sup>[2]</sup>		V <sub>CCOx</sub> - 0.1		V <sub>CCOx</sub>	V
V <sub>OL</sub>	Output Low Voltage	Qx, nQx <sup>[2]</sup>	Terminated with $50\Omega$ to $V_{CCOx}$	V <sub>CCOx</sub> - 0.95		V <sub>CCOx</sub> - 0.7	V
V <sub>OUT</sub>	Output Voltage Swing	Qx, nQx <sup>[2]</sup>		575		1000	mV

<sup>1.</sup>  $V_{CCOx}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ .

# Table 18: HCSL DC Characteristics, $V_{CC} = V_{CCOA} = V_{CCOB} = 3.3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = 25^{\circ}C^{[1]}$ , $^{[2]}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage	Qx, nQx		475		900	mV
V <sub>OL</sub>	Output Low Voltage	Qx, nQx		-100			mV
V <sub>OUT</sub>	Output Voltage Swing	Qx, nQx		475		900	mV

<sup>1.</sup> Guaranteed by design and Characterization, not 100% tested in production.

V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
 Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

<sup>2.</sup> Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

<sup>2.</sup> Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

<sup>2.</sup>  $C_1 = 2pf$ ,  $R_S = 33.2\Omega$ ,  $R_P = 49.9\Omega$ 



## Table 19: Input Frequency Characteristics, $V_{CC}$ = 3.3V±5%, 2.5V±5% or 1.8V±5%, $V_{EE}$ = 0V, $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
f <sub>IN</sub>	Input Frequency	CLKx, nCLKx <sup>[1], [2]</sup>		1Hz		700MHz	
idc	Input Duty Cycle <sup>[3]</sup>				50		%

<sup>1.</sup> CLKx denotes CLK0, CLK1. nCLKx denotes nCLK0, nCLK1.

<sup>2.</sup> Input frequency is up to 1GHz when  $V_{CC}/V_{CCOx} = 3.3V \pm 5\%$  for HCSL output mode.

3. Any deviation from a 50% duty cycle on the input may be reflected in the output duty cycle.



## **AC Electrical Characteristics**

Table 20: LVDS, LVPECL, CML AC Characteristics,  $V_{CC}$  = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%,  $V_{CCOx}^{[1]}$  = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%,  $V_{EE}$  = 0V,  $T_A$  = -40°C to +85°C

Symbol	Parameter <sup>[2]</sup>		Test Conditions <sup>[3]</sup>	Minimum	Typical	Maximum	Unit	
f <sub>OUT</sub>	Output Frequency	LVDS, LVPECL, CML		1PPS		700	MHz	
			V <sub>CCOx</sub> = 3.3V ±5%	0.9		1 95	ns	
		LVPECL	V <sub>CCOx</sub> = 2.5V ±5%	0.9				ns
			V <sub>CCOx</sub> = 1.8V ±5%	0.9			ns	
			V <sub>CCOx</sub> = 3.3V ±5%	1			ns	
		LVDS	V <sub>CCOx</sub> = 2.5V ±5%	'		1.75	ns	
			V <sub>CCOx</sub> = 1.8V ±5%	1		700  1.85  2  1.75  2.1  1.8  2.1  1.75  2  1.7  2  705  530  530  565  750  625  580  55  60  55	ns	
			V <sub>CCOx</sub> = 3.3V ±5%	1		1.0	ns	
t <sub>PD</sub>	Propagation Delay	HCSL	V <sub>CCOx</sub> = 2.5V ±5%	'		1.0	ns	
	,		V <sub>CCOx</sub> = 1.8V ±5%	0.7		2.1	ns	
			$V_{CCOx} = 3.3V \pm 5\%$	0.9		1 75	ns	
		CML 400mV	$V_{CCOx} = 2.5V \pm 5\%$	0.9		700  1.85  2  1.75  2.1  1.8  2.1  1.75  2  1.7  2  705  530  530  565  750  625  580  55  60  55	ns	
			V <sub>CCOx</sub> = 1.8V ±5%	0.9			ns	
			$V_{CCOx} = 3.3V \pm 5\%$	1		1 7	ns	
		CML 800mV	$V_{CCOx} = 2.5V \pm 5\%$	ı		1.7	ns	
			V <sub>CCOx</sub> = 1.8V ±5%	1		2	ns	
		LVPECL	20% to 80%	100		705	ps	
			20% to 80%, $V_{CCOx}$ = 3.3V ±5%	150		530	ps	
	0	LVDS	20% to 80%, $V_{CCOx}$ = 2.5V ±5%	165		530	ps	
$t_R / t_F$	Output Rise and Fall Times		20% to 80%, $V_{CCOx}$ = 1.8V ±5%	200		565	ps	
		HCSL	20% to 80%	175		750	ps	
		CML 400mV	20% to 80%	100		625	ps	
		CML 800mV	20% to 80%	150		580	ps	
		LVPECL <sup>[7]</sup>				55	ps	
		LVDS <sup>[7]</sup>				55	ps	
t <sub>sk</sub> (b)	Bank Skew <sup>[4][5][6]</sup>	HCSL <sup>[7]</sup>				60	ps	
		CML 400mV <sup>[7]</sup>				1.85 2 1.75 2.1 1.8 2.1 1.75 2 1.77 2 705 530 530 565 750 625 580 55 55 60 55	ps	
		CML 800mV <sup>[7]</sup>				700  1.85  2  1.75  2.1  1.8  2.1  1.75  2  1.7  2  705  530  530  565  750  625  580  55  60  55	ps	



# Table 20: LVDS, LVPECL, CML AC Characteristics, $V_{CC}$ = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, $V_{CCOx}^{[1]}$ = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, $V_{EE}$ = 0V, $T_A$ = -40°C to +85°C

Symbol	Parameter <sup>[2]</sup>		Test Conditions <sup>[3]</sup>	Minimum	Typical	Maximum	Unit
		LVPECL <sup>[7][8]</sup>		45		55	%
		LVDS <sup>[7][8]</sup>		45		55	%
odc	Output Duty Cycle <sup>[8]</sup>	HCSL <sup>[7][8]</sup>	$V_{CCOx} = 3.3V \text{ or } 2.5V \pm 5\%$	45		55	%
odc	Cycle <sup>[o]</sup>	HCSL <sup>1</sup> A <sup>1</sup>	V <sub>CCOx</sub> = 1.8V ±5%	44		56	%
		CML 400mV <sup>[7][8]</sup>		45		55	%
		CML 800mV <sup>[7][8]</sup>		45		55	%
MUX <sub>ISOL</sub>	Mux Isolation				70		dB
t <sub>startup</sub>	Startup Time				25		ms

- 1. V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
- 2. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- 3. Tested for the following out frequencies: 100MHz, 156.25MHz, 312.5MHz, 700MHz.
- 4. This parameter is guaranteed by characterization. Not tested in production.
- 5. This parameter is defined in accordance with JEDEC Standard 65.
- 6. Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
- 7. Measured at the output differential crosspoint.
- 8. Defined as the minimum instantaneous voltage including undershoot.



# Table 21: HCSL AC Characteristics, $f_{OUT}$ = 100MHz, $V_{CC}$ = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, $V_{CCOx}^{[1]}$ = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, $V_{EE}$ = 0V, $T_A$ = -40°C to +85°C

Symbol	Parameter <sup>[2]</sup>	Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>RB</sub>	Ring-back Voltage Margin <sup>[3], [4]</sup>		-100		100	mV
t <sub>STABLE</sub>	Time before V <sub>RB</sub> is allowed <sup>[3], [4]</sup>		500			ps
V <sub>MAX</sub>	Absolute Max. Output Voltage <sup>[5], [6]</sup>				1150	mV
V <sub>MIN</sub>	Absolute Min. Output Voltage <sup>[5], [7]</sup>		-300			mV
V <sub>CROSS</sub>	Absolute Crossing Voltage <sup>[8], [9], [5]</sup>		200		550	mV
$\Delta V_{CROSS}$	Total Variation of V <sub>CROSS</sub> over all edge <sup>[8], [10], [5]</sup>				140	mV

- 1. V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
- 2. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- 3. Measurement taken from differential waveform.
- t<sub>STABLE</sub> is the time the differential clock must maintain a minimum ±150mV differential voltage after rising/falling edges before it is allowed to drop back into the V<sub>RB</sub> ±100mV differential range.
- 5. Measurement taken from single ended waveform.
- 6. Defined as the maximum instantaneous voltage including overshoot.
- 7. Defined as the minimum instantaneous voltage including undershoot.
- 8. Measured at crossing point where the instantaneous voltage value of the rising edge of Qx equals the falling edge of nQx.
- 9. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 10. Defined as the total variation of all crossing voltages of rising Qx and falling nQx, This is the maximum allowed variance in V<sub>CROSS</sub> for any particular system.



# Table 22: HCSL Electrical Characteristics, Current Mode Differential Pair, $V_{CC} = V_{CCOA} = V_{CCOB} = 3.3V \pm 5\%$ , 2.5V $\pm 5\%$ or 1.8V $\pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C^{[1], [2]}$

Symbol	Parameter	Test Conditions <sup>[3], [4]</sup>	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output Voltage High	Statistical Measurement on	300		950	mV
V <sub>OL</sub>	Output Voltage Low	Single-ended Signal using Oscilliscope Math Function	-100			mV
V <sub>MAX</sub>	Absolute Max. Output Voltage <sup>[5], [6]</sup>				1150	mV
V <sub>MIN</sub>	Absolute Min. Output Voltage [5], [7]		-300			mV
V <sub>CROSS</sub>	Absolute Crossing Voltage [5], [8], [9]		150		550	mV
$\Delta V_{CROSS}$	Total Variation of V <sub>CROSS</sub> over all Edges <sup>[5], [8], [10]</sup>				140	mV
Edge Rate Rise	Rising Edge Rate <sup>[11], [12]</sup>		0.3		4.5	V/ns
Edge Rate Fall	Falling Edge Rate <sup>[11], [12]</sup>		0.3		4.5	V/ns

<sup>1.</sup> Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- 2. Guaranteed by design and Characterization, not 100% tested in production.
- 3. Test configuration:  $C_L = 2pF$ ,  $R_S = 33.2\Omega$ ,  $R_P = 49.9\Omega$ .
- 4. Tested for the following out frequencies: 156.25MHz, 245.76MHz, 312.5MHz, and 625MHz. For other frequencies, contact Renesas Marketing.
- 5. Measurement taken from a single-ended waveform.
- 6. Defined as the maximum instantaneous voltage including overshoot.
- 7. Defined as the minimum instantaneous voltage including undershoot.
- 8. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK+ equals the falling edge of CLK-.
- 9. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 10. Defined as the total variation of all crossing voltages of rising CLK+ and falling CLK-. this is the maximum allowed variance in VCROSS for any particular system.
- 11. Measurement taken from a differential waveform.
- 12. Measured from -150mV on the differential waveform (derived from Q minus nQ). the signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing.

# Table 23: Typical Additive Jitter, $V_{CC}$ = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, $V_{CCOx}$ <sup>[1]</sup> = 3.3V ±5%, 2.5V ±5%, 1.8V ±5%, $V_{EE}$ = 0V, $V_{A}$ = -40°C to +85°C

Symbol	Parameter		Test Conditions <sup>[2]</sup>	Minimum	Typical	Maximum	Unit
	LVPECL			62		fs	
	t <sub>jit</sub> (f) RMS Additive Jitter (Random)	LVDS	f <sub>OUT</sub> = 156.25MHz, Integration Range: 12kHz - 20MHz		82		fs
t <sub>jit</sub> (f)		HCSL			74		fs
		CML, 400mV			68		fs
		CML, 400mV			65		fs

- V<sub>CCOx</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>.
- 2. All outputs configured for the specific output type, as shown in the table.



# **Applications Information**

## **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### **LVCMOS LVTTL Level Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### LVCMOS 3-Level I/O Control Pins

These pins are 3-level pins and if left unconnected this is interpreted as a valid input selection option (Middle).

### **Outputs:**

#### **Differential Outputs**

All unused Differential outputs can be left floating. It is recommended that there is no trace attached.

#### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### LVDS Outputs


All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, there should be no trace attached.



#### Wiring the Differential Input to Accept Single-Ended Levels

Figure 2 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced while maintaining an edge rate faster than 1V/ns. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than -0.3V and  $V_{IH}$  cannot be more than  $V_{CC} + 0.3V$ . Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.

Figure 2: Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels





### 3.3V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figure 3 to Figure 7* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in *Figure 3*, the input termination applies for Renesas open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.

Figure 3: CLK/nCLK Input Driven by a Renesas Open Emitter LVHSTL Driver




Figure 6: CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 4: CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 7: CLK/nCLK Input Driven by a 3.3V HCSL Driver





Figure 5: CLK/nCLK Input Driven by a 3.3V LVDS Driver





## 2.5V Differential Clock Input Interface

CLKx/nCLKx accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figure 8 to Figure 12* show interface examples for the CLKx/nCLKx input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in *Figure 8*, the input termination applies for Renesas open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.

Figure 8: CLKx/nCLKx Input Driven by a Renesas Open Emitter LVHSTL Driver




Figure 11: CLKx/nCLKx Input Driven by a 2.5V LVPECL Driver




Figure 9: CLKx/nCLKx Input Driven by a 2.5V LVPECL Driver




Figure 12: CLKx/nCLKx Input Driven by a 2.5V LVDS Driver





Figure 10: CLKx/nCLKx Input Driven by a 2.5V HCSL Driver






#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance  $(Z_T)$  is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance  $(Z_0)$  of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. Renesas offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as shown in *Figure 13* can be used with either type of output structure. *Figure 14*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact Renesas and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.

**Figure 13: Standard LVDS Termination** 



**Figure 14: Optional LVDS Termination** 





### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential output is a low impedance follower output that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figure 15* and *Figure 16* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

Figure 15: 3.3V LVPECL Output Termination





Figure 16: 3.3V LVPECL Output Termination





## **Termination for 2.5V LVPECL Outputs**

Figure 17 and Figure 18 show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CCO} - 2V$ . For  $V_{CCO} = 2.5V$ , the  $V_{CCO} - 2V$  is very close to ground level. The R3 in Figure 18 can be eliminated and the termination is shown in Figure 19.

Figure 17: 2.5V LVPECL Driver Termination Example




Figure 18: 2.5V LVPECL Driver Termination Example





Figure 19: 2.5V LVPECL Driver Termination Example





## **Recommended Termination for HCSL Outputs**

Figure 20 is the recommended source termination for applications where the driver and receiver will be on a separate PCBs. This termination is the standard for PCI Express<sup>TM</sup> and HCSL output types. All traces should be  $50\Omega$  impedance single-ended or  $100\Omega$  differential.

Figure 21 is the recommended termination for applications where a point-to-point connection can be used. A point-to-point connection contains both the driver and the receiver on the same PCB. With a matched termination at the receiver, transmission-line reflections will be minimized. In addition, a series resistor (Rs) at the driver offers flexibility and can help dampen unwanted reflections. The optional resistor can range from  $0\Omega$  to  $33\Omega$ . All traces should be  $50\Omega$  impedance single-ended or  $100\Omega$  differential.

Figure 20: Recommended Source Termination (where the driver and receiver will be on separate PCBs)





Figure 21: Recommended Termination (where a point-to-point connection can be used)






#### **CML Termination**

Figure 22 shows an example of the termination for a CML driver. In this example, the transmission line characteristic impedance is  $50\Omega$ . The R1 and R2  $50\Omega$  matched load terminations are pulled up to  $V_{DDO}$ . The matched loads are located close to the receiver.

## Figure 22: CML Termination Example





# **Power Dissipation and Thermal Considerations**

The 8P391208 is a multi-functional, high speed device that targets a wide variety of clock frequencies and applications. Since this device is highly programmable with a broad range of features and functionality, the power consumption will vary as each of these features and functions is enabled.


The 8P391208 device was designed and characterized to operate within the ambient industrial temperature range of  $T_A = -40$ °C to +85°C. The ambient temperature represents the temperature around the device, not the junction temperature. When using the device in extreme cases, such as maximum operating frequency and high ambient temperature, external air flow may be required in order to ensure a safe and reliable junction temperature. Extreme care must be taken to avoid exceeding 125°C junction temperature.

The power calculation examples below were generated using a maximum ambient temperature and supply voltage. For many applications, the power consumption will be much lower. Please contact Renesas technical support for any concerns on calculating the power dissipation for your own specific configuration.

#### **Power Domains**

The 8P391208 device has a number of separate power domains that can be independently enabled and disabled via register accesses (all power supply pins must still be connected to a valid supply voltage). Figure 23 below indicates the individual domains and the associated power pins.

Figure 23: 8P391208 Power Domains





#### **Power Consumption Calculation**

Determining total power consumption involves several steps:

- Determine the power consumption using maximum current values for core voltage from Table 6, Table 7, Table 8 and Table 9, Page 7 for the appropriate case of how many banks or outputs are enabled.
- 2. Determine the nominal power consumption of each enabled output path.
  - a. This consists of a base amount of power that is independent of operating frequency, as shown in Table 25 through Table 36 (depending on the chosen output protocol).
- b. Then there is a variable amount of power that is related to the output frequency. This can be determined by multiplying the output frequency by the FQ\_Factor shown in Table 25 through Table 36.
- 3. All of the above totals are then summed.

#### **Thermal Considerations**

Once the total power consumption has been determined, it is necessary to calculate the maximum operating junction temperature for the device under the environmental conditions it will operate in. Thermal conduction paths, air flow rate and ambient air temperature are factors that can affect this. The thermal conduction path refers to whether heat is to be conducted away via a heat-sink, via airflow or via conduction into the PCB through the device pads (including the ePAD). Thermal conduction data is provided for typical scenarios in Table 42, Page 36. Please contact Renesas for assistance in calculating results under other scenarios.

Table 24:  $\theta_{JA}$  vs. Air Flow Table for a 32-lead 5mm x 5mm VFQFN

$\theta_{JA}$ vs. Air Flow			
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	35.23°C/W	31.6°C/W	30.0°C/W



# **Current Consumption Data and Equations**

## **Table 25: 3.3V LVDS Output Calculation Table**

LVDS	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.07	30.0
Bank B	0.07	30.0

## **Table 26: 2.5V LVDS Output Calculation Table**

LVDS	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.07	26.0
Bank B	0.07	26.0

#### **Table 27: 1.8V LVDS Output Calculation Table**

LVDS	FQ_Factor (mA/MHz)	Base_Current (mA)	
Bank A	0.06	38.0	
Bank B	0.06	38.0	

#### **Table 28: 3.3V LVPECL Output Calculation Table**

LVPECL	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.04	22.0
Bank B	0.04	22.0

### **Table 29: 2.5V LVPECL Output Calculation Table**

LVPECL	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.04	21.0
Bank B	0.04	21.0

### **Table 30: 1.8V LVPECL Output Calculation Table**

LVPECL	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.04	20.0
Bank B	0.04	20.0



# Table 31: 3.3V CML Output (400mV) Calculation Table

CML (400mV)	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.02	19.0
Bank B	0.02	19.0

# Table 32: 2.5V CML Output (400mV) Calculation Table

CML (400mV)	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.02	16.0
Bank B	0.02	16.0

# Table 33: 1.8V CML Output (400mV) Calculation Table

CML (400mV)	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.02	15.0
Bank B	0.02	15.0

# Table 34: 3.3V CML Output (800mV) Calculation Table

CML (800mV)	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.02	19.0
Bank B	0.02	19.0

# Table 35: 2.5V CML Output (800mV) Calculation Table

CML (800mV)	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.02	16.0
Bank B	0.02	16.0

# Table 36: 1.8V CML Output (800mV) Calculation Table

CML (800mV)	FQ_Factor (mA/MHz)	Base_Current (mA)
Bank A	0.02	15.0
Bank B	0.02	15.0



Applying the values to the following equation will yield output current by frequency:

Qx Current (mA) = FQ\_Factor \* Frequency (MHz) + Base\_Current

#### where:

Qx Current is the specific output current according to output type and frequency

FQ\_Factor is used for calculating current increase due to output frequency

Base\_Current is the base current for each output path independent of output frequency

The second step is to multiply the power dissipated by the thermal impedance to determine the maximum power gradient, using the following equation:

$$T_J = T_A + (\theta_{JA} * Pd_{total})$$

#### where:

T<sub>J</sub> is the junction temperature (°C)

 $T_A$  is the ambient temperature (°C)

θ<sub>JA</sub> is the thermal resistance value from Table 42, Page 36, dependent on ambient airflow (°C/W)

Pd<sub>total</sub> is the total power dissipation of the 8P391208 under usage conditions, including power dissipated due to loading (W)

Note that for LVPECL outputs the power dissipation through the load is assumed to be 27.95mW).

### **Example Calculations**

Table 37: Example 1 - Common Customer Configuration (3.3V Core Voltage)

Circuit	Configuration	Frequency (MHz)	V <sub>cco</sub>
Bank A	LVDS	125	3.3V
Bank B	LVDS	125	3.3V

Core Supply Current, I<sub>CC</sub> = 25mA (maximum)

Output Supply Current, Bank A Current = 0.07mA x 125MHz + 30mA = 38.75mA

Output Supply Current, Bank B Current = 0.07mA x 125MHz + 30mA = 38.75mA

- Total Device Current = 25mA + 38.75mA + 38.75mA = 102.5mA
- Total Device Power = 3.465V \* 102.5mA = 355.2mW or 0.3552W

With an ambient temperature of 85°C and no airflow, the junction temperature is:

$$T_J = 85^{\circ}C + 35.23^{\circ}C/W * 0.3552W = 97.5^{\circ}C$$



#### LVDS Power Considerations

This section provides information on power dissipation and junction temperature for the 8P391208. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8P391208 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{CC}$ = 3.3V + 5% = 3.465V, which gives worst case results.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>CC MAX</sub> = 3.465V \* 25mA = 86.625mW
- Power (outputs)<sub>MAX</sub> = V<sub>CCO\_MAX</sub> \* I<sub>CCO\_MAX</sub> = 3.465V \* 157mA = 544.005mW
- Total Power\_MAX = 86.625mW + 544.005mW = 630.63mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 35.23°C/W per Table 38 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.631W \*35.23°C/W = 107.2°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 38: Thermal Resistance  $\theta_{JA}$  for 32-lead 5mm x 5mm VFQFN, Forced Convection

	$\theta_{JA}$ by Velocity		
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	35.23°C/W	31.6°C/W	30.0°C/W



#### **LVPECL Power Considerations**

This section provides information on power dissipation and junction temperature for the 8P391208. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8P391208 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{CC}$  + 5% = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>CC\_MAX</sub> = 3.465V \* 128.1mA = 443.9mW
- Power (outputs)<sub>MAX</sub> = 27.95mW/Loaded Output pair
   If all outputs are loaded, the total power is 8 \* 27.95mW = 223.6mW
- Total Power\_MAX (3.465V, with all outputs switching) = 443.9W + 223.6mW = 667.5mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 35.23°C/W per Table 39 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.6675 W \* 35.23°C/W = 108.5°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 39: Thermal Resistance  $\theta_{JA}$  for 32-lead 5mm x 5mm VFQFN, Forced Convection

	$\theta_{\text{JA}}$ by Velocity		
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	35.23°C/W	31.6°C/W	30.0°C/W




#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 24.

Figure 24: LVPECL Driver Circuit and Termination



To calculate power dissipation per output pair due to loading, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CCO} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} 0.8V$  $(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.8V$
- For logic low, V<sub>OUT</sub> = V<sub>OL\_MAX</sub> = V<sub>CCO\_MAX</sub> 1.75V
   (V<sub>CCO\_MAX</sub> V<sub>OL\_MAX</sub>) = 1.75V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MA} - (V_{CCO\_MA} - 2V))/R_{L}] * (V_{CCO\_MA} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.8V)/50\Omega] * 0.8V = 19.2mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_{L}] * (V_{CCO\_MA} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.75V)/50\Omega] * 1.75V = 8.75mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 27.95mW



#### **HCSL Power Considerations**

This section provides information on power dissipation and junction temperature for the 8P391208. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8P391208 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>CC\_MAX</sub> = 3.465V \* 23.60mA = 81.774mW
- Power (outputs)<sub>MAX</sub> = 44.5mW/Loaded Output pair
   If all outputs are loaded, the total power is 8 \* 44.5mW = 356.0mW
- Total Power\_MAX = 81.774mW + 356.0mW = 437.77mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 35.23°C/W per Table 40 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.4378\text{W} * 35.23^{\circ}\text{C/W} = 100.42^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 40: Thermal Resistance  $\theta_{JA}$  for 32-lead 5mm x 5mm VFQFN, Forced Convection

	$\theta_{\text{JA}}$ by Velocity		
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	35.23°C/W	31.6°C/W	30.0°C/W




#### 3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in Figure 25.

Figure 25: HCSL Driver Circuit and Termination



HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a  $50\Omega$  load to ground.

The highest power dissipation occurs when  $V_{CCO-MAX}$ .

Power= 
$$(V_{CCO\_MAX} - V_{OUT}) * I_{OUT}$$
, since  $V_{OUT} - I_{OUT} * R_L$   
=  $(V_{CCO\_MAX} - I_{OUT} * R_L) * I_{OUT}$   
=  $(3.465V - 17mA * 50\Omega) * 17mA$ 

Total Power Dissipation per output pair = 44.5mW



# CML Power Considerations (400mV - 800mV)

This section provides information on power dissipation and junction temperature for the 8P391208. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8P391208 is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>CC MAX</sub> = 3.465V \* 26.35mA = 91.30mW
- Power (outputs)<sub>MAX</sub> = V<sub>CCO\_MAX</sub> \* I<sub>CCO\_MAX</sub> = 3.465V \* 68.66mA = 237.91mW
   If all outputs are loaded, the total power is 8 \* 56.03mW = 448.24mW
- Total Power\_MAX (3.465V, with all outputs switching) = 91.30mW + 237.91mW + 448.24mW = 777.45mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 35.23°C/W per Table 41 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.777\text{W} * 35.23^{\circ}\text{C/W} = 112.4^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 41: Thermal Resistance  $\theta_{\text{JA}}$  for 32-lead 5mm x 5mm VFQFN, Forced Convection


$\theta_{JA}$ by Velocity			
Meters per Second 0 1 2			
Multi-Layer PCB, JEDEC Standard Test Boards	35.23°C/W	31.6°C/W	30.0°C/W



#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the CML driver output pair. The CML output circuit and termination are shown in *Figure 26*.

Figure 26: CML Driver (without built-in 50 $\Omega$  pullup) Circuit and Termination



To calculate worst case power dissipation due to the load, use the following equations.

Power dissipation when the output driver is logic LOW:

$$\begin{aligned} \text{Pd\_L} &= \_\text{Load} * \text{V\_Output} \\ &= (\text{V}_{\text{OUT\_MAX}} / \text{R}_{\text{L}}) * (\text{V}_{\text{CCO\_MAX}} - \text{V}_{\text{OUT\_MAX}}) \\ &= (1000 \text{mV} / 50 \Omega) * (3.465 \text{V} - 1000 \text{mV}) \end{aligned}$$

= 49.3mW

Power dissipation when the output driver is logic HIGH:

Pd\_H = I\_Load \* V\_Output  
= 
$$(0.1V/50\Omega)$$
 \*  $(3.465V - 0.1V)$   
=  $6.73$ mW

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 56.03mW

# **Reliability Information**

Table 42:  $\theta_{JA}$  vs. Air Flow Table for a 32-lead 5mm x 5mm VFQFN

	$\theta_{JA}$ vs. Air Flow		
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	35.23°C/W	31.6°C/W	30.0°C/W



## **Transistor Count**

The 8P391208 transistor count is: 6930

# **Package Outline Drawings**

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.renesas.com/us/en/document/psc/package-outline-drawing-package-code-nlg32p1-32-vfqfpn-50-x-50-x-09-mm-body-05-mm-pitch

# **Ordering Information**

Part Number	Marking	Package	Shipping Packaging	Temperature Range
8P391208NLGI	IDT8P391208NLGI	32-lead VFQFPN, Lead Free	Tray	-40°C to +85°C
8P391208NLGI8	IDT8P391208NLGI	32-lead VFQFPN, Lead Free	Tape & Reel, Pin 1 Orientation: EIA-481-C	-40°C to +85°C
8P391208NLGI/W	IDT8P391208NLGI	32-lead VFQFPN, Lead Free	Tape & Reel, Pin 1 Orientation: EIA-481-D	-40°C to +85°C

Table 43: Pin 1 Orientation in Tape and Reel Packaging

Part Number Suffix	Pin 1 Orientation	Illustration
NLGI8	Quadrant 1 (EIA-481-C)	Correct Pin 1 ORIENTATION  CARRIER TAPE TOPSIDE (Round Sprocket Holes)  O O O O O O O O O O O O O O O O O O O
NLGI/W	Quadrant 2 (EIA-481-D)	Correct Pin 1 ORIENTATION CARRIER TAPE TOPSIDE (Round Sprocket Holes)  USER DIRECTION OF FEED




# **Revision History**

Date	Description	
February 3, 2023	Updated package drawing link in Package Outline Drawings.	
November 25, 2020	<ul> <li>Updated the AC Electrical Characteristics</li> <li>Updated the Package Outline Drawings; however, no mechanical changes were made</li> <li>Completed other minor changes</li> </ul>	
September 1, 2016	Initial release.	



RENESAS

32-VFQFPN 5.0 x 5.0 x 0.9 mm Body, 0.5mm Pitch PSC-4171-01, Revision: 04, Date Created: Aug 15, 2022



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/