

Low Power Audio Hub for Wearable Technology

Features

- 300 MIPS, 300MMAC dual-core audio-signal processor
- Enhanced DRE processing (eDRE) for 121dB SNR
- Fixed function signal-processing functions
	- Dynamic range control, fully parametric EQs
	- Tone, noise, PWM, haptic control signal generators
- Multichannel asynchronous sample-rate conversion
- Integrated multichannel 24-bit hi-fi audio hub codec — 121-dB SNR headphone playback (48 kHz)
- Four digital microphone inputs (two stereo interfaces)
- Stereo headphone/earpiece/line output driver
	- $-$ 33 mW into 32-Ω load at 1% THD+N
- Mono 2W Class D speaker output driver
- Three full digital audio interfaces
	- Standard sample rates from 8kHz up to 192kHz
	- TDM support on all AIFs
- Flexible clocking, derived from MCLKn or AIFn
- Two low-power frequency-locked loops (FLLs) support reference clocks down to 32 kHz
- Configurable functions on two GPIO pins
- Integrated regulators and charge pumps
- Small W-CSP package, 0.4-mm ball array

Applications

- Portable accessories and wearable technology
- Smartphones and multimedia handsets
- Speech-recognition applications

Description

The CS47L24 is a highly integrated, low-power audio hub for wearable technology and other portable audio devices. It combines an advanced DSP feature set with a flexible, high-performance audio hub codec.

The CS47L24 digital core combines a dual-core, 300MMAC DSP system, with a variety of power-efficient fixed-function audio-processing blocks. These are supported by a fully flexible, all-digital mixing and routing engine with sample rate converters for wide use-case flexibility. The programmable DSP cores support a range of advanced audio processing features, including multimic noise suppression, acoustic-echo cancellation (AEC), and voice recognition functions. The Enhanced DRE (eDRE) software is included with the CS47L24; additional software packages can be chosen according to the requirements of the target application.

Three digital audio interfaces are provided, each supporting a wide range of standard audio sample rates and serial interface formats. Automatic sample-rate detection enables seamless wideband/narrowband voice-call handover.

The headphone/line output driver provides stereo ground-referenced or mono BTL output. 121dB SNR, and noise levels as low as 0.8 μVRMS, offer hi-fi quality line or headphone output. A mono Class D output driver is incorporated; supporting up to 2-W audio output. A signal generator for controlling haptics devices is included; vibe actuators can connect directly to the Class D speaker output or via an external driver connected to a GPIO output. All inputs, outputs, and system interfaces can function concurrently.

The CS47L24 supports up to four digital microphone inputs. Microphone activity detection with interrupt is available.

The CS47L24 power, clocking and output driver architectures are all designed to maximize battery life in voice, music, and standby modes. The CS47L24 is powered from 1.8- and 1.2-V external supplies. Separate MICVDD input can be supported, for microphone operation above 1.8 V. An additional supply is required for the Class D speaker drivers (typically direct connection to 4.2-V battery).

Two integrated FLLs provide support for a wide range of system clock frequencies. The CS47L24 is configured using an SPI[™] control interface. The fully CS47L24 differential internal analog architecture, minimal analog signal paths, and onchip RF noise filters ensure a very high degree of noise immunity.

TABLE OF CONTENTS

CS47L24

CS47L24

PIN CONFIGURATION

TOP VIEW – CS47L24

ORDERING INFORMATION

Note:

Reel quantity = 7000

PIN DESCRIPTION

A description of each pin on the CS47L24 is provided below.

Note that a table detailing the associated power domain for every input and output pin is provided on the following page.

Note that, where multiple pins share a common name, these pins should be tied together on the PCB.

All Digital Output pins are CMOS outputs, unless otherwise stated.

CS47L24

Note:

Separate P/N ground connections are provided for each speaker driver channel; this provides flexible support for current monitoring and output protection circuits. If this option is not used, then the respective ground connections should be tied together on the PCB.

The following table identifies the power domain and ground reference associated with each of the input / output pins.

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.

ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Cirrus Logic tests its package types according to IPC/JEDEC J-STD-020 for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

RECOMMENDED OPERATING CONDITIONS

Notes:

- 1. The impedance between DGND, AGND, CPGND and SUBGND should be less than 0.1Ω.The impedance between SPKGND and SUBGND should be less than 0.2Ω.
- 2. AVDD must be supplied before or simultaneously to DCVDD. DCVDD must not be powered if AVDD is not present. There are no other power sequencing requirements.
- 3. If the DCVDD rise time exceeds 2ms, then RESET must be asserted (low) during the rise, and held asserted until after DCVDD is within the recommended operating limits.
- 4. The specified minimum power supply rise times assume a minimum decoupling capacitance of 100nF per pin. However, Cirrus Logic strongly advises that the recommended decoupling capacitors are present on the PCB and that appropriate layout guidelines are observed.
- 5. The specified minimum power supply rise times also assume a maximum PCB inductance of 10nH between decoupling capacitor and pin.

ELECTRICAL CHARACTERISTICS

Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

Note:

The digital microphone input signal level is measured in dBFS, where 0dBFS is a signal level equal to the full-scale range (FSR) of the PDM input. The FSR is defined as the amplitude of a 1kHz sine wave whose positive and negative peaks are represented by the maximum and minimum digital codes respectively - this is the largest 1kHz sine wave that will fit in the digital output range without clipping.

Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

Note:

The digital output signal level is measured in dBFS, where 0dBFS is a signal level equal to the full-scale range (FSR) of the PDM output. The FSR is defined as the amplitude of a 1kHz sine wave whose positive and negative peaks are represented by the maximum and minimum digital codes respectively - this is the largest 1kHz sine wave that will fit in the digital output range without clipping.

Test Conditions

DBVDD = CPVDD = AVDD = 1.8V, MICVDD = 2.2V, DCVDD = 1.2V, SPKVDD = 4.2V,

 $T_A = +25^{\circ}$ C, 1kHz sinusoid signal, fs = 48kHz, Gain = 0dB, 24-bit audio data unless otherwise stated.

Test Conditions

DBVDD = CPVDD = AVDD = 1.8V, MICVDD = 2.2V, DCVDD = 1.2V, SPKVDD = 4.2V,

 T_A = +25°C, 1kHz sinusoid signal, fs = 48kHz, Gain = 0dB, 24-bit audio data unless otherwise stated.

Test Conditions

DBVDD = CPVDD = AVDD = 1.8V, MICVDD = 2.2V, DCVDD = 1.2V, SPKVDD = 4.2V,

 $T_A = +25^{\circ}$ C, 1kHz sinusoid signal, fs = 48kHz, Gain = 0dB, 24-bit audio data unless otherwise stated.

Test Conditions

DBVDD = CPVDD = AVDD = 1.8V, MICVDD = 2.2V, DCVDD = 1.2V, SPKVDD = 4.2V,

 T_A = +25°C, 1kHz sinusoid signal, fs = 48kHz, Gain = 0dB, 24-bit audio data unless otherwise stated.

Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

Test Conditions

fs ≤ 48kHz

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

Test Conditions

DBVDD = CPVDD = AVDD = 1.8V, MICVDD = 2.2V, DCVDD = 1.2V, SPKVDD = 4.2V,

 T_A = +25°C, 1kHz sinusoid signal, fs = 48kHz, Gain = 0dB, 24-bit audio data unless otherwise stated.

Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

Device performance is not assured outside the voltage ranges defined in the "[Recommended Operating Conditions](#page-10-0)" section. Refer to this section for the CS47L24 power-up sequencing requirements.

TERMINOLOGY

- 1. Signal-to-Noise Ratio (dB) SNR is a measure of the difference in level between the maximum full scale output signal and the output with no input signal applied. (Note that this is measured without any mute function enabled.)
- 2. Total Harmonic Distortion (dB) THD is the ratio of the RMS sum of the harmonic distortion products in the specified bandwidth (see note below) relative to the RMS amplitude of the fundamental (i.e., test frequency) output.
- 3. Total Harmonic Distortion plus Noise (dB) THD+N is the ratio of the RMS sum of the harmonic distortion products plus noise in the specified bandwidth (see note below) relative to the RMS amplitude of the fundamental (i.e., test frequency) output.
- 4. Power Supply Rejection Ratio (dB) PSRR is the ratio of a specified power supply variation relative to the output signal that results from it. PSRR is measured under quiescent signal path conditions.
- 5. Common Mode Rejection Ratio (dB) CMRR is the ratio of a specified input signal (applied to both sides of a differential input), relative to the output signal that results from it.
- 6. Channel Separation (L/R) (dB) left-to-right and right-to-left channel separation is the difference in level between the active channel (driven to maximum full scale output) and the measured signal level in the idle channel at the test signal frequency. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel.
- 7. Multi-Path Crosstalk (dB) is the difference in level between the output of the active path and the measured signal level in the idle path at the test signal frequency. The active path is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the specified idle path.
- 8. Mute Attenuation This is a measure of the difference in level between the full scale output signal and the output with mute applied.
- 9. All performance measurements are specified with a 20kHz low pass 'brick-wall' filter and, where noted, an A-weighted filter. Failure to use these filters will result in higher THD and lower SNR readings than are found in the Electrical Characteristics. The low pass filter removes out-of-band noise.

TYPICAL PERFORMANCE

TYPICAL POWER CONSUMPTION

Test Conditions:

DCVDD = 1.2V, DBVDD = MICVDD = CPVDD = AVDD = 1.8V, SPKVDD = 4.2V, SYSCLK = 12.288MHz (direct MCLK1 input), $T_A = +25^{\circ}$ C.

TYPICAL SIGNAL LATENCY

SIGNAL TIMING REQUIREMENTS

SYSTEM CLOCK & FREQUENCY LOCKED LOOP (FLL)

Figure 1 Master Clock Timing

Test Conditions

The following timing information is valid across the full range of recommended operating conditions.

Test Conditions

The following timing information is valid across the full range of recommended operating conditions.

Note:

When MCLK1 or MCLK2 is selected as a source for SYSCLK or ASYNCCLK (either directly or via one of the FLLs), the frequency must be within 1% of the applicable SYSCLK_FREQ or ASYNCCLK_FREQ register setting.

AUDIO INTERFACE TIMING

DIGITAL MICROPHONE (DMIC) INTERFACE TIMING

Figure 2 Digital Microphone Interface Timing

Test Conditions

The following timing information is valid across the full range of recommended operating conditions.

Notes:

DMICDATn and DMICCLKn are each referenced to a selectable supply, V_{SUP}.

The applicable supply is selected using the INn_DMIC_SUP registers.

DIGITAL AUDIO INTERFACE - MASTER MODE

Figure 3 Audio Interface Timing - Master Mode

Note that BCLK and LRCLK outputs can be inverted if required; [Figure 3](#page-24-1) shows the default, non-inverted polarity.

Test Conditions

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted. C_{LOAD} = 15pF to 25pF (output pins). BCLK slew (10% to 90%) = 3.7ns to 5.6ns.

Note:

The descriptions above assume non-inverted polarity of AIFnBCLK.

DIGITAL AUDIO INTERFACE - SLAVE MODE

Figure 4 Audio Interface Timing - Slave Mode

Note that BCLK and LRCLK inputs can be inverted if required[; Figure 4 s](#page-25-1)hows the default, non-inverted polarity.

Test Conditions

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

Notes:

The descriptions above assume non-inverted polarity of AIFnBCLK.

When AIFnBCLK or AIFnLRCLK is selected as a source for SYSCLK or ASYNCCLK (either directly or via one of the FLLs), the frequency must be within 1% of the applicable SYSCLK_FREQ or ASYNCCLK_FREQ register setting.

DIGITAL AUDIO INTERFACE - TDM MODE

When TDM operation is used on the AIFnTXDAT pins, it is important that two devices do not attempt to drive the AIFnTXDAT pin simultaneously. To support this requirement, the AIFnTXDAT pins can be configured to be tri-stated when not outputting data.

The timing of the AIFnTXDAT tri-stating at the start and end of the data transmission is described in [Figure 5 b](#page-26-1)elow.

Figure 5 Audio Interface Timing - TDM Mode

Test Conditions

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

CONTROL INTERFACE TIMING

Figure 6 Control Interface Timing - 4-wire (SPI) Control Mode (Write Cycle)

Figure 7 Control Interface Timing - 4-wire (SPI) Control Mode (Read Cycle)

Test Conditions

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

JTAG INTERFACE TIMING

Test Conditions

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted. $C_{\text{LOAD}} = 25pF$ (output pins). TCK slew (20% to 80%) = 5ns.

DEVICE DESCRIPTION

INTRODUCTION

The CS47L24 is a highly integrated low-power audio hub for wearable technology and other portable devices. It provides flexible, high-performance audio interfacing for handheld devices in a small and cost-effective package. It provides exceptional levels of performance and signal processing capability, suitable for a wide variety of mobile and handheld devices.

The CS47L24 digital core provides an extensive programmable capability for signal processing algorithms. Cirrus Logic ® Enhanced DRE processing (eDRE) software is included with the CS47L24; additional functions such as multi-mic noise suppression, acoustic echo cancellation (AEC), and voice recognition are also possible. A number of fixed-function processing capabilities are incorporated, enabling low/high pass filtering, parametric equalisation (EQ), and dynamic range control (DRC). Highly flexible digital mixing, including stereo full-duplex asynchronous sample rate conversion, provides use-case flexibility across a broad range of system architectures. A signal generator for controlling haptics vibe actuators is included.

The CS47L24 provides multiple digital audio interfaces, in order to provide independent and fully asynchronous connections to different processors (e.g., application processor, baseband processor and wireless transceiver).

A flexible clocking arrangement supports a wide variety of external clock references, including clocking derived from the digital audio interface. Two integrated Frequency Locked Loop (FLL) circuits provide additional flexibility.

Unused circuitry can be disabled under software control, in order to save power; low leakage currents enable extended standby/off time in portable battery-powered applications.

Comprehensive Interrupt (IRQ) logic and status readback are provided. Versatile input/output functionality on two GPIO pins is also provided.

HI-FI AUDIO CODEC

The CS47L24 is a high-performance low-power audio CODEC with a predominantly digital architecture. The audio CODEC is controlled directly via register access over an SPI control interface. The simple analogue architecture, combined with the integrated tone generator, enables simple device configuration and testing, minimising debug time and reducing software effort.

Two stereo microphone interfaces are provided, supporting up to four channels of digital microphone input. Interface clocking rates of 768kHz up to 3.072MHz support a wide range of low power vs. high performance operating requirements. The MICBIAS circuits can provide regulation of the digital microhone power rails; they can also be used as switches, enabling power gating of the external microphones.

The CS47L24 incorporates three DACs, providing a dedicated DAC for each analogue output channel. All of the mixing, equalisation, filtering, gain and other audio processing options can be configured independently for each channel; this allows each signal path to be individually tailored for the load characteristics and application requirements.

The analogue outputs comprise a 33mW (121dB SNR) stereo headphone amplifier with ground-referenced output, and a mono Class D speaker driver capable of delivering 2W into a 4Ω load. All outputs have integrated pop and click suppression features.

The headphone output drivers are powered from an integrated charge pump. The ground-referenced outputs deliver high quality, power efficient headphone playback, without any requirement for DC blocking capacitors. Ground loop feedback is incorporated, providing rejection of noise on the ground connections. A mono mode is available on the headphone outputs; this configures the drivers as differential (BTL) outputs, suitable for an earpiece or hearing aid coil.

The Class D speaker driver delivers excellent power efficiency. High PSRR, low leakage and optimised supply voltage ranges enable powering from switching regulators or directly from the battery. Battery current consumption is minimised across a wide variety of voice communication and multimedia playback use cases.

DIGITAL AUDIO CORE

The CS47L24 audio core is an entirely digital architecture, with audio effects available on all signal paths, regardless of the respective source or destination. The digital mixing desk allows different audio effects to be applied simultaneously on many independent paths, whilst also supporting a variety of sample rates concurrently. This helps support many new audio use-cases. Soft mute and un-mute control allows smooth transitions between use-cases without interrupting existing audio streams elsewhere.

The dual-core DSP system provides an extensive capability for programmable signal processing algorithms. Cirrus Logic's Enhanced DRE (eDRE) software is included with the CS47L24; additional software packages can be chosen according to the requirements of the target application. The CS47L24 can support many advanced audio processing features, including multi-mic noise suppression, acoustic echo cancellation (AEC), and voice recognition functions. Userprogrammed solutions can also be implemented.

Highly flexible digital mixing, including mixing between audio interfaces, is possible. The CS47L24 performs multichannel full-duplex asynchronous sample rate conversion, providing use-case flexibility across a broad range of system architectures. Automatic sample rate detection is provided, enabling seamless wideband/narrowband voice call handover.

Dynamic Range Controller (DRC) functions are available for optimising audio signal levels. In playback modes, the DRC can be used to maximise loudness, while limiting the signal level to avoid distortion, clipping or battery droop, in particular for high-power output drivers such as speaker amplifiers. In record modes, the DRC assists in applications where the signal level is unpredictable.

The 5-band parametric equaliser (EQ) functions can be used to compensate for the frequency characteristics of the output transducers. EQ functions can be cascaded to provide additional frequency control. Programmable high-pass and low-pass filters are also available for general filtering applications such as removal of wind and other low-frequency noise.

DIGITAL INTERFACES

Three serial digital audio interfaces (AIFs) each support PCM, TDM and I2S data formats for compatibility with most industry-standard chipsets. AIF1 supports eight input/output channels; AIF2 supports six input/output channels; AIF3 supports two input/output channels. Bidirectional operation at sample rates up to 192kHz is supported.

Four digital PDM input channels are available (two stereo interfaces); these are typically used for digital microphones, powered from the integrated MICBIAS power supply regulators.

The CS47L24 is equipped with a SPI control interface, operating up to 26MHz. This is primarily used for control register access, but it can also support buffered audio data transfers associated with voice command software.

OTHER FEATURES

The CS47L24 incorporates two 1kHz tone generators which can be used for 'beep' functions through any of the audio signal paths. The phase relationship between the two generators is configurable, providing flexibility in creating differential signals, or for test scenarios.

A white noise generator is provided, which can be routed within the digital core. The noise generator can provide 'comfort noise' in cases where silence (digital mute) is not desirable.

Two Pulse Width Modulation (PWM) signal generators are incorporated. The duty cycle of each PWM signal can be modulated by an audio source, or can be set to a fixed value using a control register setting. The PWM signal generators can be output directly on a GPIO pin.

The CS47L24 provides 2 GPIO pins, supporting selectable input/output functions for interfacing, detection of external hardware, and to provide logic outputs to other devices. Comprehensive Interrupt (IRQ) functionality is also provided for monitoring internal and external event conditions.

A signal generator for controlling haptics devices is included, compatible with both Eccentric Rotating Mass (ERM) and Linear Resonant Actuator (LRA) haptic devices. The haptics signal generator is highly configurable, and can execute programmable drive event profiles, including reverse drive control. An external vibe actuator can be driven directly by the Class D speaker output.

The CS47L24 is powered from 1.8V and 1.2V external supplies. A separate supply (4.2V) is typically required for the Class D speaker driver. An integrated Charge Pump circuit generates positive and negative supply rails for the headphone drivers. Two MICBIAS regulators support powering and switching of external digital microphones.

System clocking can be derived from the MCLK1 or MCLK2 input pins. Alternatively, the audio interfaces (configured in Slave mode), can be used to provide a clock reference. Two integrated Frequency Locked Loop (FLL) circuits provide support for a wide range of clocking configurations, including the use of a 32kHz input clock reference.

INPUT SIGNAL PATH

The CS47L24 provides two stereo digital input paths, supporting up to four digital microphone inputs.

The digital input paths interface directly with external digital microphones; a separate microphone interface clock is provided for 2 separate stereo pairs of digital microphones. Digital delay can be applied to any of the digital input paths; this can be used for phase adjustment of any digital input, including directional control of multiple microphones.

Two microphone bias (MICBIAS) generators are available, which provide a low noise reference voltage, suitable for powering digital microphones.

Digital volume control is available on the microphone inputs, with programmable ramp control for smooth, glitch-free operation. The input signal paths and control registers are illustrated i[n Figure 9.](#page-32-2)

Figure 9 Input Signal Paths

DIGITAL MICROPHONE INPUT

Up to four digital microphones can be connected to the CS47L24. Two channels of audio data are multiplexed on the DMICDAT1 and DMICDAT2 pins. Each of these stereo interfaces is clocked using the respective DMICCLK1 or DMICCLK2 pin.

When digital microphone input is enabled, the CS47L24 outputs a clock signal on the applicable DMICCLK*n* pin(s). The DMICCLK*n* frequency is controlled by the respective IN*n*_OSR register, as described in [Table 1.](#page-33-0) See [Table 3 f](#page-36-0)or details of the IN*n*_OSR registers.

Note that, if the 768kHz DMICCLKn frequency is selected for one or more of the digital microphone input paths, then the Input Path sample rate (all input paths) is valid in the range 8kHz to 16kHz only.

Note that the DMICCLK*n* frequencies noted in [Table 1](#page-33-0) assume that the SYSCLK frequency is a multiple of 6.144MHz (SYSCLK_FRAC=0). If the SYSCLK frequency is a multiple of 5.6448MHz (SYSCLK_FRAC=1), then the DMICCLK*n* frequencies will be scaled accordingly.

Table 1 DMICCLK Frequency

The microphone bias (MICBIAS) generators provide a configurable low noise output voltage, suitable for powering digital microphones. The MICBIAS generators are powered from the MICVDD supply. Powering the microphones directly from MICVDD (instead of MICBIASn) is also supported. However, the MICBIAS outputs are recommended, as these offer better noise performance and independent enable/disable control.

The voltage reference for each digital microphone interface is selectable, using the IN*n*_DMIC_SUP registers. Each interface may be referenced to MICVDD, or to the MICBIAS1 or MICBIAS2 levels.

A pair of digital microphones is connected as illustrated in [Figure 10.](#page-33-1) The microphones must be configured to ensure that the Left mic transmits a data bit when DMICCLK is high, and the Right mic transmits a data bit when DMICCLK is low. The CS47L24 samples the digital microphone data at the end of each DMICCLK phase. Each microphone must tri-state its data output when the other microphone is transmitting.

Note that the CS47L24 provides integrated pull-down resistors on the DMICDAT1 and DMICDAT2 pins. This provides a flexible capability for interfacing with other devices.

Figure 10 Digital Microphone Input

Two digital microphone channels are interleaved on DMICDAT*n*. The digital microphone interface timing is illustrated in [Figure 11.](#page-34-1) Each microphone must tri-state its data output when the other microphone is transmitting.

Figure 11 Digital Microphone Interface Timing

When digital microphone input is enabled, the CS47L24 outputs a clock signal on the applicable DMICCLK pin(s). The DMICCLK frequency is selectable, as described in [Table 1.](#page-33-0)

Note that SYSCLK must be present and enabled when using the Digital Microphone inputs; see "[Clocking and Sample](#page-164-0) [Rates](#page-164-0)" for details of SYSCLK and the associated register control fields.

INPUT SIGNAL PATH ENABLE

The input signal paths are enabled using the register bits described in [Table 2.](#page-35-2) The respective bit(s) must be enabled for digital input on the respective input path(s).

The input signal paths are muted by default. It is recommended that de-selecting the mute should be the final step of the path enable control sequence. Similarly, the mute should be selected as the first step of the path disable control sequence. The input signal path mute functions are controlled using the register bits described in [Table 4.](#page-39-0)

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK clock may also be required, depending on the path configuration. See "[Clocking and Sample Rates](#page-164-0)" for details of the system clocks.

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the input signal paths. If an attempt is made to enable an input signal path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error condition can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose](#page-138-0) [Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The status bits in Register R769 indicate the status of each of the input signal paths. If an Underclocked Error condition occurs, then these bits provide readback of which input signal path(s) have been successfully enabled.

Table 2 Input Signal Path Enable

INPUT SIGNAL PATH SAMPLE RATE CONTROL

The input signal paths may be selected as input to the digital mixers or signal processing functions within the CS47L24 digital core. The sample rate for the input signal paths is configured using the IN_RATE register - see [Table 21 w](#page-84-1)ithin the "[Digital Core](#page-42-0)" section.

Note that sample rate conversion is required when routing the input signal paths to any signal chain that is asynchronous and/or configured for a different sample rate.

INPUT SIGNAL PATH CONFIGURATION

A configurable high pass filter (HPF) is provided on the left and right channels of each input path. The applicable cut-off frequency is selected using the IN_HPF_CUT register. The filter can be enabled on each path independently using the IN*nx*_HPF bits.

The voltage reference for the digital microphone input/output pins is selectable using the IN*n*_DMIC_SUP registers each interface may be referenced to MICVDD, or to the MICBIAS1 or MICBIAS2 levels.

The DMICCLKn frequency for each stereo input path can be configured using the INn_OSR register bits.

A digital delay may be applied to any of the digital microphone input channels. This feature can be used for phase adjustment of any digital input, including directional control of multiple microphones. The delay is controlled using the INnL_DMIC_DLY and INnR_DMIC_DLY registers.

The input signal paths are configured using the register bits described in [Table 3.](#page-36-0)

INPUT SIGNAL PATH DIGITAL VOLUME CONTROL

A digital volume control is provided on each of the input signal paths, providing -64dB to +31.5dB gain control in 0.5dB steps. An independent mute control is also provided for each input signal path.

Whenever the gain or mute setting is changed, the signal path gain is ramped up or down to the new settings at a programmable rate. For increasing gain (or un-mute), the rate is controlled by the IN_VI_RAMP register. For decreasing gain (or mute), the rate is controlled by the IN_VD_RAMP register. Note that the IN_VI_RAMP and IN_VD_RAMP registers should not be changed while a volume ramp is in progress.

The IN_VU bits control the loading of the input signal path digital volume and mute controls. When IN_VU is set to 0, the digital volume and mute settings will be loaded into the respective control register, but will not actually change the signal path gain. The digital volume and mute settings on all of the input signal paths are updated when a 1 is written to IN_VU. This makes it possible to update the gain of multiple signal paths simultaneously.

Note that, although the digital volume control registers provide 0.5dB steps, the internal circuits provide signal gain adjustment in 0.125dB steps. This allows a very high degree of gain control, and smooth volume ramping under all operating conditions.

The 0dBFS level of the IN1/IN2 digital input paths is not equal to the 0dBFS level of the CS47L24 digital core. The maximum digital input signal level is -6dBFS (see "[Electrical Characteristics](#page-11-0)"). Under 0dBFS gain conditions, a -6dBFS input signal corresponds to a 0dBFS input to the CS47L24 digital core functions.

The digital volume control register fields are described in [Table 4 a](#page-39-0)n[d Table 5.](#page-40-0)

Table 4 Input Signal Path Digital Volume Control

CS47L24

Input Volume	Volume	Input Volume	Volume	Input Volume	Volume	Input Volume	Volume
Register	(dB)	Register	(dB)	Register	(dB)	Register	(dB)
00h	-64.0	40h	-32.0	80h	0.0	C ₀ h	Reserved
01h	-63.5	41h	-31.5	81h	0.5	C ₁ h	Reserved
02h	-63.0	42h	-31.0	82h	1.0	C ₂ h	Reserved
03h	-62.5	43h		83h	1.5	C3h	
		44h	-30.5				Reserved
04h	-62.0		-30.0	84h	2.0	C4h	Reserved
05h	-61.5	45h	-29.5	85h	2.5	C5h	Reserved
06h	-61.0	46h	-29.0	86h	3.0	C6h	Reserved
07h	-60.5	47h	-28.5	87h	3.5	C7h	Reserved
08h	-60.0	48h	-28.0	88h	4.0	C8h	Reserved
09h	-59.5	49h	-27.5	89h	4.5	C9h	Reserved
0Ah	-59.0	4Ah	-27.0	8Ah	5.0	CAh	Reserved
0Bh	-58.5	4Bh	-26.5	8Bh	5.5	CBh	Reserved
0Ch	-58.0	4Ch	-26.0	8Ch	6.0	CCh	Reserved
0Dh	-57.5	4Dh	-25.5	8Dh	6.5	CDh	Reserved
0Eh	-57.0	4Eh	-25.0	8Eh	7.0	CEh	Reserved
0Fh	-56.5	4Fh	-24.5	8Fh	7.5	CFh	Reserved
10h	-56.0	50h	-24.0	90h	8.0	D ₀ h	Reserved
11h	-55.5	51h	-23.5	91h	8.5	D ₁ h	Reserved
12h	-55.0	52h	-23.0	92h	9.0	D ₂ h	Reserved
13h	-54.5	53h	-22.5	93h	9.5	D3h	Reserved
14h	-54.0	54h	-22.0	94h	10.0	D4h	Reserved
15h	-53.5	55h	-21.5	95h	10.5	D ₅ h	Reserved
16h	-53.0	56h	-21.0	96h	11.0	D6h	Reserved
17h	-52.5	57h	-20.5	97h	11.5	D7h	Reserved
18h	-52.0	58h	-20.0	98h	12.0	D8h	Reserved
19h	-51.5	59h	-19.5	99h	12.5	D9h	Reserved
1Ah	-51.0	5Ah	-19.0	9Ah	13.0	DAh	Reserved
1Bh	-50.5	5Bh	-18.5	9Bh	13.5	DBh	Reserved
1Ch	-50.0	5Ch	-18.0	9Ch	14.0	DCh	Reserved
1Dh	-49.5	5Dh	-17.5	9Dh	14.5	DDh	
1Eh	-49.0	5Eh	-17.0	9Eh		DEh	Reserved
1Fh					15.0	DFh	Reserved
20h	-48.5	5Fh	-16.5	9Fh A0h	15.5	E0h	Reserved
21h	-48.0 -47.5	60h	-16.0		16.0	E ₁ h	Reserved
	-47.0	61h	-15.5	A1h	16.5	E ₂ h	Reserved
22h	-46.5	62h 63h	-15.0	A2h	17.0		Reserved
23h 24h	-46.0	64h	-14.5	A3h	17.5	E3h E4h	Reserved
	-45.5	65h	-14.0	A4h A5h	18.0	E5h	Reserved
25h 26h	-45.0	66h	-13.5	A6h	18.5 19.0	E6h	Reserved
27h	-44.5	67h	-13.0	A7h	19.5	E7h	Reserved
28h	-44.0	68h	-12.5	A8h		E8h	Reserved
29h	-43.5	69h	-12.0 -11.5	A9h	20.0 20.5	E9h	Reserved Reserved
2Ah	-43.0	6Ah	-11.0	AAh	21.0	EAh	Reserved
2Bh	-42.5	6Bh	-10.5	ABh	21.5	EBh	Reserved
2Ch	-42.0	6Ch	-10.0	ACh	22.0	ECh	Reserved
2Dh	-41.5	6Dh	-9.5	ADh	22.5	EDh	Reserved
							Reserved
2Eh	-41.0	6Eh	-9.0	AEh	23.0	EEh	
2Fh	-40.5	6Fh	-8.5	AFh	23.5	EFh	Reserved
30h	-40.0	70h	-8.0	B ₀ h	24.0	F ₀ h	Reserved
31h	-39.5	71h	-7.5	B ₁ h	24.5	F ₁ h	Reserved
32h	-39.0	72h	-7.0	B ₂ h	25.0	F ₂ h	Reserved
33h	-38.5	73h	-6.5	B ₃ h	25.5	F3h	Reserved
34h	-38.0	74h	-6.0	B4h	26.0	F4h	Reserved
35h	-37.5	75h	-5.5	B ₅ h	26.5	F5h	Reserved
36h	-37.0	76h	-5.0	B6h	27.0	F6h	Reserved
37h	-36.5	77h	-4.5	B7h	27.5	F7h	Reserved
38h	-36.0	78h	-4.0	B8h	28.0	F8h	Reserved
39h	-35.5	79h	-3.5	B9h	28.5	F9h	Reserved
3Ah	-35.0	7Ah	-3.0	BAh	29.0	FAh	Reserved
3Bh	-34.5	7Bh	-2.5	BBh	29.5	FBh	Reserved
3Ch	-34.0	7Ch	-2.0	BCh	30.0	FCh	Reserved
3Dh	-33.5	7Dh	-1.5	BDh	30.5	FDh	Reserved
3Eh	-33.0	7Eh	-1.0	BEh	31.0	FEh	Reserved
00.	-32.5	7Fh	-0.5	BFh	31.5	FFh	Reserved

Table 5 Input Signal Path Digital Volume Range

DIGITAL MICROPHONE INTERFACE PULL-DOWN

The CS47L24 provides integrated pull-down resistors on the DMICDAT1 and DMICDAT2 pins. This provides a flexible capability for interfacing with other devices.

Each of the pull-down resistors can be configured independently using the register bits described i[n Table 6.](#page-41-0) Note that, if the DMICDAT1 or DMICDAT2 digital microphone input paths are disabled, then the pull-down will be disabled on the respective pin.

Table 6 Digital Microphone Interface Pull-Down Control

DIGITAL CORE

The CS47L24 digital core provides extensive mixing and processing capabilities for multiple signal paths. The configuration is highly flexible, and virtually every conceivable input/output connection can be supported between the available processing blocks.

The digital core provides parametric equalisation (EQ) functions, dynamic range control (DRC), low-pass / high-pass filters (LHPF), and programmable DSP capability. The DSP can support functions such as wind noise, side-tone or other programmable filters, also dynamic range control and compression, or virtual surround sound and other audio enhancements.

The CS47L24 supports multiple signal paths through the digital core. Stereo full-duplex sample rate conversion is provided to allow digital audio to be routed between input (DMIC) paths, output (DAC) paths, and Digital Audio Interfaces (AIF1, AIF2 and AIF3) operating at different sample rates and/or referenced to asynchronous clock domains.

The DSP functions are highly programmable, using application-specific control sequences. It should be noted that the DSP configuration data is lost whenever the DCVDD power domain is removed; the DSP configuration data must be downloaded to the CS47L24 each time the device is powered up.

The procedure for configuring the CS47L24 DSP functions is tailored to each customer's application; please contact your local Cirrus Logic representative for more details.

The CS47L24 incorporates two 1kHz tone generators which can be used for 'beep' functions through any of the audio signal paths. A white noise generator is incorporated, to provide 'comfort noise' in cases where silence (digital mute) is not desirable.

A haptic signal generator is provided, for use with external haptic devices (e.g., mechanical vibration actuators). Two Pulse Width Modulation (PWM) signal generators are also provided; the PWM waveforms can be modulated by an audio source within the digital core, and can be output on a GPIO pin.

An overview of the digital core processing and mixing functions is provided in [Figure 12.](#page-43-0) An overview of the external digital interface paths is provided in [Figure 13.](#page-44-0)

The control registers associated with the digital core signal paths are shown in [Figure 14](#page-47-0) through to [Figure 29.](#page-88-0) The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000). Generic register definitions are provided i[n Table 7.](#page-46-0)

CS47L24

Figure 12 Digital Core - Internal Signal Processing

CS47L24

Figure 13 Digital Core - External Digital Interfaces

DIGITAL CORE MIXERS

The CS47L24 provides an extensive digital mixing capability. The digital core signal processing blocks and audio interface paths are illustrated i[n Figure 12](#page-43-0) and [Figure 13.](#page-44-0)

A 4-input digital mixer is associated with many of these functions, as illustrated. The digital mixer circuit is identical in each instance, providing up to 4 selectable input sources, with independent volume control on each input.

The control registers associated with the digital core signal paths are shown in [Figure 14](#page-47-0) through to [Figure 29.](#page-88-0) The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000).

Further description of the associated control registers is provided below. Generic register definitions are provided in [Table 7.](#page-46-0)

The digital mixer input sources are selected using the associated *_SRC*n* registers; the volume control is implemented via the associated *_VOL*n* registers.

The ASRC, ISRC, and DSP Aux Input functions support selectable input sources, but do not incorporate any digital mixing. The respective input source (*_SRC*n*) registers are identical to those of the digital mixers.

The *_SRC*n* registers select the input source(s) for the respective mixer or signal processing block. Note that the selected input source(s) must be configured for the same sample rate as the block(s) to which they are connected. Sample rate conversion functions are available to support flexible interconnectivity - see "[Asynchronous Sample Rate](#page-84-0) [Converter \(ASRC\)](#page-84-0)" and "[Isochronous Sample Rate Converter \(ISRC\)](#page-87-0)".

A status bit associated with each of the configurable input sources provides readback for the respective signal path. If an Underclocked Error condition occurs, then these bits provide readback of which signal path(s) have been successfully enabled.

The generic register definition for the digital mixers is provided i[n Table 7.](#page-46-0)

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
				$30h = AIF3 RX1$
				$31h = AIF3 RX2$
				$50h = EO1$
				$51h = EQ2$
				$58h = DRC1$ Left
				$59h = DRC1$ Right
				5Ah = DRC2 Left
				5Bh = DRC2 Right
				$60h = LHPF1$
				$61h = LHPF2$
				$62h = LHPF3$
				$63h = LHPF4$
				$70h = DSP2$ channel 1
				$71h = DSP2$ channel 2
				$72h = DSP2$ channel 3
				$73h =$ DSP2 channel 4
				$74h = DSP2$ channel 5
				$75h = DSP2$ channel 6
				$78h = DSP3$ channel 1
				$79h = DSP3$ channel 2
				$7Ah = DSP3 channel 3$
				$7Bh = DSP3$ channel 4
				$7Ch = DSP3 channel 5$
				$7Dh = DSP3$ channel 6
				90h = ASRC1 Left
				$91h = ASRC1$ Right
				92h = ASRC2 Left
				$93h = ASRC2$ Right
				$A0h = ISRC1$ INT1
				$A1h = ISRC1 INT2$
				$A2h = ISRC1$ INT3
				$A3h = ISRC1$ INT4
				$A4h = ISRC1 DEC1$
				$A5h = ISRC1 DEC2$
				$A6h = ISRC1 DEC3$
				$A7h = ISRC1 DEC4$
				$A8h = ISRC2 INT1$
				$A9h = ISRC2 INT2$
				$AAh = ISRC2 INT3$
				$ABh = ISRC2$ INT4
				$ACh = ISRC2 DEC1$
				$ADh = ISRC2 DEC2$
				$A E h = ISRC2 DEC3$
				$AFh = ISRC2 DEC4$
				$B0h = ISRC3$ INT1
				$B1h = ISRC3 INT2$
				$B2h = ISRC3 INT3$
				$B3h = ISRC3$ INT4
				$BAh = ISRC3 DEC1$
				$B5h = ISRC3 DEC2$
				$B6h = ISRC3 DEC3$
				B7h = ISRC3 DEC4

Table 7 Digital Core Mixer Control Registers

DIGITAL CORE INPUTS

The digital core comprises multiple input paths as illustrated in [Figure 14.](#page-47-0) Any of these inputs may be selected as a source to the digital mixers or signal processing functions within the CS47L24 digital core.

Note that the outputs from other blocks within the Digital Core may also be selected as input to the digital mixers or signal processing functions within the CS47L24 digital core. Those input sources, which are not shown in [Figure 14,](#page-47-0) are described separately in other sections of the "[Digital Core](#page-42-0)" description.

The bracketed numbers in [Figure 14,](#page-47-0) e.g.,"(10h)" indicate the corresponding *_SRC*n* register setting for selection of that signal as an input to another digital core function.

The sample rate for the input signal paths is configured using the applicable IN_RATE or AIFn_RATE register - see [Table 21.](#page-84-1) Note that sample rate conversion is required when routing the input signal paths to any signal chain that is asynchronous and/or configured for a different sample rate.

Silence (mute) (00h) AEC Loopback (08h)	
IN1L signal path (10h) IN1R signal path (11h) IN2L signal path (12h) IN2R signal path (13h)	
AIF1 RX1 (20h) AIF1 RX2 (21h) AIF1 RX3 (22h) AIF1 RX4 (23h) AIF1 RX5 (24h) AIF1 RX6 (25h) AIF1 RX7 (26h) AIF1 RX8 (27h)	
AIF2 RX1 (28h) AIF2 RX2 (29h) AIF2 RX3 (2Ah) AIF2 RX4 (2Bh) AIF2 RX5 (2Ch) AIF2 RX6 (2Dh)	
AIF3 RX1 (30h) AIF3 RX2 (31h)	

Figure 14 Digital Core Inputs

DIGITAL CORE OUTPUT MIXERS

The digital core comprises multiple output paths. The output paths associated with AIF1, AIF2 and AIF3 are illustrated in [Figure 15.](#page-49-0) The output paths associated with OUT1 and OUT4L are illustrated in [Figure 16.](#page-50-0) (Note that OUT2, OUT3, and OUT4R are not implemented on this device.)

A 4-input mixer is associated with each output. The 4 input sources are selectable in each case, and independent volume control is provided for each path.

The AIF1, AIF2 and AIF3 output mixer control registers (see [Figure 15\)](#page-49-0) are located at register addresses R1792 (700h) through to R1935 (78Fh). The OUT1 and OUT4L output mixer control registers (see [Figure 16\)](#page-50-0) are located at addresses R1664 (680h) through to R1719 (6BFh).

The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000). Generic register definitions are provided i[n Table 7.](#page-46-0)

The *_SRC*n* registers select the input source(s) for the respective mixers. Note that the selected input source(s) must be configured for the same sample rate as the mixer to which they are connected. Sample rate conversion functions are available to support flexible interconnectivity - see "[Asynchronous Sample Rate Converter \(ASRC\)](#page-84-0)" and "[Isochronous](#page-87-0) [Sample Rate Converter \(ISRC\)](#page-87-0)".

The sample rate for the output signal paths is configured using the applicable OUT_RATE, or AIFn_RATE register - see [Table 21.](#page-84-1) Note that sample rate conversion is required when routing the output signal paths to any signal chain that is asynchronous and/or configured for a different sample rate.

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the output mixer paths. If an attempt is made to enable an output mixer path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error condition can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose](#page-138-0) [Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The status bits in Registers R1600 to R3000 indicate the status of each of the digital mixers. If an Underclocked Error condition occurs, then these bits provide readback of which mixer(s) have been successfully enabled.

Figure 15 Digital Core AIF Outputs

Figure 16 Digital Core OUT1 and OUT4L Outputs

5-BAND PARAMETRIC EQUALISER (EQ)

The digital core provides two EQ processing blocks as illustrated in [Figure 17.](#page-51-0) A 4-input mixer is associated with each EQ. The 4 input sources are selectable in each case, and independent volume control is provided for each path. Each EQ block supports 1 output.

The EQ provides selective control of 5 frequency bands as described below.

The low frequency band (Band 1) filter can be configured either as a peak filter or a shelving filter. When configured as a shelving filter, it provides adjustable gain below the Band 1 cut-off frequency. As a peak filter, it provides adjustable gain within a defined frequency band that is centred on the Band 1 frequency.

The mid frequency bands (Band 2, Band 3, Band 4) filters are peak filters, which provide adjustable gain around the respective centre frequency.

The high frequency band (Band 5) filter is a shelving filter, which provides adjustable gain above the Band 5 cut-off frequency.

Figure 17 Digital Core EQ B**locks**

The EQ1 and EQ2 mixer control registers (see [Figure 17\)](#page-51-0) are located at register addresses R2176 (880h) through to R2191 (88Eh).

The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000). Generic register definitions are provided in [Table 7.](#page-46-0)

The *_SRC*n* registers select the input source(s) for the respective EQ processing blocks. Note that the selected input source(s) must be configured for the same sample rate as the EQ to which they are connected. Sample rate conversion functions are available to support flexible interconnectivity - see "[Asynchronous Sample Rate Converter \(ASRC\)](#page-84-0)" and "[Isochronous Sample Rate Converter \(ISRC\)](#page-87-0)".

The bracketed numbers in [Figure 17,](#page-51-0) e.g.,"(50h)" indicate the corresponding *_SRC*n* register setting for selection of that signal as an input to another digital core function.

The sample rate for the EQ function is configured using the FX_RATE register - see [Table 21.](#page-84-1) Note that the EQ, DRC and LHPF functions must all be configured for the same sample rate.

The EQ function supports audio sample rates in the range 8kHz to 192kHz. When the DRC is enabled, the maximum sample rate for the EQ, DRC and LHPF functions is 96kHz.

Sample rate conversion is required when routing the EQ signal paths to any signal chain that is asynchronous and/or configured for a different sample rate.

The control registers associated with the EQ functions are described in [Table 9.](#page-53-0)

The cut-off or centre frequencies for the 5-band EQ are set using the coefficients held in the registers identified in [Table 8.](#page-51-1) These coefficients are derived using tools provided in Cirrus Logic's WISCE™ evaluation board control software; please contact your local Cirrus Logic representative for more details.

Table 8 EQ Coefficient Registers

Table 9 EQ Enable and Gain Control

Table 10 EQ Gain Control Range

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded EQ and digital mixing functions. If an attempt is made to enable an EQ signal path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error can be monitored using the GPIO and/or Interrupt functions. See "General Purpose Input / [Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The FX_STS field in Register R3585 indicates the status of each of the EQ, DRC and LHPF signal paths. If an Underclocked Error condition occurs, then this register provides readback of which EQ, DRC or LHPF signal path(s) have been successfully enabled.

The status bits in Registers R1600 to R3000 indicate the status of each of the digital mixers. If an Underclocked Error condition occurs, then these bits provide readback of which mixer(s) have been successfully enabled.

DYNAMIC RANGE CONTROL (DRC)

The digital core provides two stereo Dynamic Range Control (DRC) processing blocks as illustrated in [Figure 18.](#page-55-0) A 4 input mixer is associated with each DRC input channel. The 4 input sources are selectable in each case, and independent volume control is provided for each path. The stereo DRC blocks support 2 outputs each.

The function of the DRC is to adjust the signal gain in conditions where the input amplitude is unknown or varies over a wide range, e.g. when recording from microphones built into a handheld system, or to restrict the dynamic range of an output signal path.

The DRC can apply Compression and Automatic Level Control to the signal path. It incorporates 'anti-clip' and 'quick release' features for handling transients in order to improve intelligibility in the presence of loud impulsive noises.

The DRC also incorporates a Noise Gate function, which provides additional attenuation of very low-level input signals. This means that the signal path is quiet when no signal is present, giving an improvement in background noise level under these conditions.

A Signal Detect function is provided within the DRC; this can be used to detect the presence of an audio signal, and used

to trigger other events. The Signal Detect function can be used as an Interrupt event, or as a GPIO output, or used to trigger the Control Write Sequencer (note - DRC1 only).

Figure 18 Dynamic Range Control (DRC) Block

The DRC1 and DRC2 mixer control registers (see [Figure 18\)](#page-55-0) are located at register addresses R2240 (8C0h) through to R2271 (08DFh).

The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000). Generic register definitions are provided in [Table 7.](#page-46-0)

The *_SRC*n* registers select the input source(s) for the respective DRC processing blocks. Note that the selected input source(s) must be configured for the same sample rate as the DRC to which they are connected. Sample rate conversion functions are available to support flexible interconnectivity - see "[Asynchronous Sample Rate Converter \(ASRC\)](#page-84-0)" and "[Isochronous Sample Rate Converter \(ISRC\)](#page-87-0)".

The bracketed numbers in [Figure 18,](#page-55-0) e.g.,"(58h)" indicate the corresponding * SRCn register setting for selection of that signal as an input to another digital core function.

The sample rate for the DRC function is configured using the FX_RATE register - see [Table 21.](#page-84-1) Note that the EQ, DRC and LHPF functions must all be configured for the same sample rate.

The DRC function supports audio sample rates in the range 8kHz to 96kHz. Higher sample rates (up to 192kHz) may be selected using FX_RATE, provided that the DRC function is disabled.

Sample rate conversion is required when routing the DRC signal paths to any signal chain that is asynchronous and/or configured for a different sample rate.

The DRC functions are enabled using the control registers described in [Table 11.](#page-56-0)

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3712 (0E80h) DRC1 ctrl1		DRC1L ENA	Ω	DRC1 (Left) Enable $0 = Disabled$ $1 =$ Enabled
	0	DRC1R ENA	Ω	DRC1 (Right) Enable $0 = Disabled$ $1 =$ Enabled
R3721 (0E89h) DRC2 ctrl1		DRC2L ENA	Ω	DRC2 (Left) Enable $0 = Disabled$ $1 =$ Enabled
	Ω	DRC2R ENA	Ω	DRC2 (Right) Enable $0 = Disabled$ $1 =$ Enabled

Table 11 DRC Enable

The following description of the DRC is applicable to each of the DRCs. The associated register control fields are described i[n Table 13 a](#page-63-0)n[d Table 14 f](#page-66-0)or DRC1 and DRC2 respectively.

DRC COMPRESSION / EXPANSION / LIMITING

The DRC supports two different compression regions, separated by a "Knee" at a specific input amplitude. In the region above the knee, the compression slope DRCn_HI_COMP applies; in the region below the knee, the compression slope DRCn_LO_COMP applies. (Note that 'n' identifies the applicable DRC 1 or 2.)

The DRC also supports a noise gate region, where low-level input signals are heavily attenuated. This function can be enabled or disabled according to the application requirements. The DRC response in this region is defined by the expansion slope DRCn_NG_EXP.

For additional attenuation of signals in the noise gate region, an additional "knee" can be defined (shown as "Knee2" in [Figure 19\).](#page-56-1) When this knee is enabled, this introduces an infinitely steep drop-off in the DRC response pattern between the DRCn_LO_COMP and DRCn_NG_EXP regions.

The overall DRC compression characteristic in "steady state" (i.e. where the input amplitude is near-constant) is illustrated in [Figure 19.](#page-56-1)

DRCn Output Amplitude (dB)

Figure 19 DRC Response Characteristic

The slope of the DRC response is determined by register fields DRCn HI COMP and DRCn LO COMP. A slope of 1 indicates constant gain in this region. A slope less than 1 represents compression (i.e. a change in input amplitude produces only a smaller change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input amplitudes; this is infinite compression.

When the noise gate is enabled, the DRC response in this region is determined by the DRCn_NG_EXP register. A slope of 1 indicates constant gain in this region. A slope greater than 1 represents expansion (i.e., a change in input amplitude produces a larger change in output amplitude).

When the DRCn_KNEE2_OP knee is enabled ("Knee2" in [Figure 19\)](#page-56-1), this introduces the vertical line in the response pattern illustrated, resulting in infinitely steep attenuation at this point in the response.

The DRC parameters are listed in [Table 12.](#page-57-0)

Table 12 DRC Response Parameters

The noise gate is enabled when the DRCn NG ENA register is set. When the noise gate is not enabled, parameters 5, 6, 7 above are ignored, and the DRCn_LO_COMP slope applies to all input signal levels below Knee1.

The DRCn_KNEE2_OP knee is enabled when the DRCn_KNEE2_OP_ENA register is set. When this bit is not set, then parameter 7 above is ignored, and the Knee2 position always coincides with the low end of the DRCn_LO_COMP region.

The "Knee1" point in [Figure 19](#page-56-1) is determined by register fields DRCn_KNEE_IP and DRCn_KNEE_OP.

Parameter Y0, the output level for a 0dB input, is not specified directly, but can be calculated from the other parameters, using the equation:

Y0 = DRCn_KNEE_OP - (DRCn_KNEE_IP x DRCn_HI_COMP)

GAIN LIMITS

The minimum and maximum gain applied by the DRC is set by register fields DRCn_MINGAIN, DRCn_MAXGAIN and DRCn, NG, MINGAIN. These limits can be used to alter the DRC response from that illustrated in [Figure 19.](#page-56-1) If the range between maximum and minimum gain is reduced, then the extent of the dynamic range control is reduced.

The minimum gain in the Compression regions of the DRC response is set by DRCn_MINGAIN. The mimimum gain in the Noise Gate region is set by DRCn_NG_MINGAIN. The minimum gain limit prevents excessive attenuation of the signal path.

The maximum gain limit set by DRCn_MAXGAIN prevents quiet signals (or silence) from being excessively amplified.

DYNAMIC CHARACTERISTICS

The dynamic behaviour determines how quickly the DRC responds to changing signal levels. Note that the DRC responds to the average (RMS) signal amplitude over a period of time.

The DRCn*_*ATK determines how quickly the DRC gain decreases when the signal amplitude is high. The DRCn*_*DCY determines how quickly the DRC gain increases when the signal amplitude is low.

These register fields are described in [Table 13.](#page-63-0) Note that the register defaults are suitable for general purpose microphone use.

ANTI-CLIP CONTROL

The DRC includes an Anti-Clip feature to avoid signal clipping when the input amplitude rises very quickly. This feature uses a feed-forward technique for early detection of a rising signal level. Signal clipping is avoided by dynamically increasing the gain attack rate when required. The Anti-Clip feature is enabled using the DRCn*_*ANTICLIP bit.

Note that the feed-forward processing increases the latency in the input signal path.

Note that the Anti-Clip feature operates entirely in the digital domain. It cannot be used to prevent signal clipping in the analogue domain nor in the source signal. Analogue clipping can only be prevented by reducing the analogue signal gain or by adjusting the source signal.

QUICK RELEASE CONTROL

The DRC includes a Quick-Release feature to handle short transient peaks that are not related to the intended source signal. For example, in handheld microphone recording, transient signal peaks sometimes occur due to user handling, key presses or accidental tapping against the microphone. The Quick Release feature ensures that these transients do not cause the intended signal to be masked by the longer time constant of DRCn*_*DCY.

The Quick-Release feature is enabled by setting the DRCn*_*QR bit. When this bit is enabled, the DRC measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a transient peak that may not be related to the intended source signal. If the crest factor exceeds the level set by DRCn*_*QR_THR, then the normal decay rate (DRCn_DCY) is ignored and a faster decay rate (DRCn_QR_DCY) is used instead.

SIGNAL ACTIVITY DETECT

The DRC incorporates a configurable signal detect function, allowing the signal level at the DRC input to be monitored and to be used to trigger other events. This can be used to detect the presence of a microphone signal on an digital microphone channel, or can be used to detect an audio signal received over the digital audio interface.

The DRC Signal Detect function is enabled by setting DRCn_SIG_DET register bit. (Note that the respective DRCn must also be enabled.) The detection threshold is either a Peak level (Crest Factor) or an RMS level, depending on the DRCn_SIG_DET_MODE register bit. When Peak level is selected, the threshold is determined by DRCn_SIG_DET_PK, which defines the applicable Crest Factor (Peak to RMS ratio) threshold. If RMS level is selected, then the threshold is set using DRCn_SIG_DET_RMS.

The DRC Signal Detect function is an input to the Interrupt control circuit and can be used to trigger an Interrupt event see "[Interrupts](#page-153-0)".

The DRC Signal Detect signal can be output directly on a GPIO pin as an external indication of the Signal Detection. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

The Control Write Sequencer can be triggered by the DRC1 Signal Detect function. This is enabled using the DRC1_WSEQ_SIG_DET_ENA register bit. See "[Control Write Sequencer](#page-193-0)" for further details.

Note that signal detection is supported on DRC1 and DRC2, but the triggering of the Control Write Sequencer is available on DRC1 only.

GPIO OUTPUTS FROM DRC

The Dynamic Range Control (DRC) circuit provides a number of status outputs, which can be output directly on a GPIO pin as an external indication of the DRC Status. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for these functions.

Each of the DRC status outputs is described below.

The DRC Signal Detect flag indicates that a signal is present on the respective signal path. The threshold level for signal detection is configurable using the register fields are described i[n Table 13](#page-63-0) an[d Table 14.](#page-66-0)

The DRC Anti-Clip flag indicates that the DRC Anti-Clip function has been triggered. In this event, the DRC gain is decreasing in response to a rising signal level. The flag is asserted until the DRC gain stablises.

The DRC Decay flag indicates that the DRC gain is increasing in response to a low level signal input. The flag is asserted until the DRC gain stabilises.

The DRC Noise Gate flag indicates that the DRC Noise Gate function has been triggered, indicating that an idle condition has been detected in the signal path.

The DRC Quick Release flag indicates that the DRC Quick Release function has been triggered. In this event, the DRC gain is increasing rapidly following detection of a short transient peak. The flag is asserted until the DRC gain stabilises.

DRC REGISTER CONTROLS

The DRC control registers are described i[n Table 13 a](#page-63-0)n[d Table 14 f](#page-66-0)or DRC1 and DRC2 respectively.

CS47L24

and the control of the control of the control of

Table 13 DRC1 Control Registers

and the control of the control of the

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3724 (0E8Ch) DRC2 ctrl4	10:5	DRC2 KNEE IP [5:0]	000000	DRC2 Input signal level at the Compressor 'Knee'. $000000 = 0dB$ $000001 = -0.75dB$ $000010 = -1.5dB$ \ldots (-0.75dB steps) $111100 = -45dB$ 111101 = Reserved $11111X =$ Reserved
	4:0	DRC2_KNEE_O P[4:0]	00000	DRC2 Output signal at the Compressor 'Knee'. $00000 = 0dB$ $00001 = -0.75dB$ $00010 = -1.5dB$ \ldots (-0.75dB steps) $11110 = -22.5dB$ $11111 =$ Reserved
R3725 (0E8Dh) DRC2 ctrl5	9:5	DRC2 KNEE2 I P[4:0]	00000	DRC2 Input signal level at the Noise Gate threshold 'Knee2'. $00000 = -36dB$ $00001 = -37.5dB$ $00010 = -39dB$ \ldots (-1.5dB steps) $11110 = -81dB$ $11111 = -82.5dB$ Only applicable when DRC2 NG $ENA = 1$.
	4:0	DRC2_KNEE2_ OP [4:0]	00000	DRC2 Output signal at the Noise Gate threshold 'Knee2'. $00000 = -30dB$ $00001 = -31.5dB$ $00010 = -33dB$ \ldots (-1.5dB steps) $11110 = -75dB$ $11111 = -76.5dB$ Only applicable when DRC2 KNEE2 OP ENA = 1.

Table 14 DRC2 Control Registers

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded DRC and digital mixing functions. If an attempt is made to enable a DRC signal path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose Input /](#page-138-0) [Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The FX_STS field in Register R3585 indicates the status of each of the EQ, DRC and LHPF signal paths. If an Underclocked Error condition occurs, then this register provides readback of which EQ, DRC or LHPF signal path(s) have been successfully enabled.

The status bits in Registers R1600 to R3000 indicate the status of each of the digital mixers. If an Underclocked Error condition occurs, then these bits provide readback of which mixer(s) have been successfully enabled.

LOW PASS / HIGH PASS DIGITAL FILTER (LHPF)

The digital core provides four Low Pass Filter (LPF) / High Pass Filter (HPF) processing blocks as illustrated in [Figure 20.](#page-67-0) A 4-input mixer is associated with each filter. The 4 input sources are selectable in each case, and independent volume control is provided for each path. Each Low/High Pass Filter (LHPF) block supports 1 output.

The Low Pass Filter / High Pass Filter can be used to remove unwanted 'out of band' noise from a signal path. Each filter can be configured either as a Low Pass filter or High Pass filter.

Figure 20 Digital Core LPF/HPF Blocks

The LHPF1, LHPF2, LHPF3 and LHPF4 mixer control registers (see [Figure 20\)](#page-67-0) are located at register addresses R2304 (900h) through to R2335 (91Fh).

The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000). Generic register definitions are provided in [Table 7.](#page-46-0)

The *_SRC*n* registers select the input source(s) for the respective LHPF processing blocks. Note that the selected input source(s) must be configured for the same sample rate as the LHPF to which they are connected. Sample rate conversion functions are available to support flexible interconnectivity - see "[Asynchronous Sample Rate Converter](#page-84-0) [\(ASRC\)](#page-84-0)" and "[Isochronous Sample Rate Converter \(ISRC\)](#page-87-0)".

The bracketed numbers in [Figure 20,](#page-67-0) e.g.,"(60h)" indicate the corresponding *_SRC*n* register setting for selection of that signal as an input to another digital core function.

The sample rate for the LHPF function is configured using the FX_RATE register - see [Table 21.](#page-84-1) Note that the EQ, DRC and LHPF functions must all be configured for the same sample rate.

The LHPF function supports audio sample rates in the range 8kHz to 192kHz. When the DRC is enabled, the maximum sample rate for the EQ, DRC and LHPF functions is 96kHz.

Sample rate conversion is required when routing the LHPF signal paths to any signal chain that is asynchronous and/or configured for a different sample rate.

The control registers associated with the LHPF functions are described in [Table 15.](#page-69-0)

The cut-off frequencies for the LHPF blocks are set using the coefficients held in registers R3777, R3781, R3785 and R3789 for LHPF1, LHPF2, LHPF3 and LHPF4 respectively. These coefficients are derived using tools provided in Cirrus Logic's WISCE™ evaluation board control software; please contact your local Cirrus Logic representative for more details.

Table 15 Low Pass Filter / High Pass Filter Control

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded LHPF and digital mixing functions. If an attempt is made to enable an LHPF signal path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose Input /](#page-138-0) [Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The FX STS field in Register R3585 indicates the status of each of the EQ, DRC and LHPF signal paths. If an Underclocked Error condition occurs, then this register provides readback of which EQ, DRC or LHPF signal path(s) have been successfully enabled.

The status bits in Registers R1600 to R3000 indicate the status of each of the digital mixers. If an Underclocked Error condition occurs, then these bits provide readback of which mixer(s) have been successfully enabled.

DIGITAL CORE DSP

The digital core provides two programmable DSP processing blocks as illustrated in [Figure 21.](#page-70-0) Each block supports 8 inputs (Left, Right, Aux1, Aux2, … Aux6). A 4-input mixer is associated with the Left and Right inputs, providing further expansion of the number of input paths. Each of the input sources is selectable, and independent volume control is provided for Left and Right input mixer channels. Each DSP block supports 6 outputs.

The functionality of the DSP processing blocks is not fixed, and a wide range of audio enhancements algorithms may be performed. The procedure for configuring the CS47L24 DSP functions is tailored to each customer's application; please contact your local Cirrus Logic representative for more details.

For details of the DSP Firmware requirements relating to clocking, register access, and code execution, refer to the "[DSP](#page-94-0) [Firmware Control](#page-94-0)" section.

Figure 21 Digital Core DSP Blocks

The DSP2 and DSP3 mixer / input control registers (see [Figure 21\)](#page-70-0) are located at register addresses R2432 (980h) through to R2552 (9F8h). (Note that DSP1 is not implemented on this device.)

The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000). Generic register definitions are provided i[n Table 7.](#page-46-0)

The * SRCn registers select the input source(s) for the respective DSP processing blocks. Note that the selected input source(s) must be configured for the same sample rate as the DSP to which they are connected. Sample rate conversion functions are available to support flexible interconnectivity - see "[Asynchronous Sample Rate Converter \(ASRC\)](#page-84-0)" and "[Isochronous Sample Rate Converter \(ISRC\)](#page-87-0)".

The bracketed numbers in [Figure 21,](#page-70-0) e.g.,"(68h)" indicate the corresponding * SRCn register setting for selection of that signal as an input to another digital core function.

The sample rate for each of the DSP functions is configured using the respective DSPn_RATE registers - see [Table 21.](#page-84-1) Sample rate conversion is required when routing the DSPn signal paths to any signal chain that is asynchronous and/or configured for a different sample rate.

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded DSP mixing functions. If an attempt is made to enable a DSP mixer path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error condition can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose](#page-138-0) [Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The status bits in Registers R1600 to R3000 indicate the status of each of the digital mixers. If an Underclocked Error condition occurs, then these bits provide readback of which mixer(s) have been successfully enabled.

The CS47L24 supports up to eight DSP Status flags as outputs from the DSP blocks. These are configurable within the DSP to provide external indication of the required function(s). The DSP Status flags can be read using the DSP IRQn STS registers described in [Table 66](#page-163-0) (see "[Interrupts](#page-153-0)").

The DSP Status flags are inputs to the Interrupt control circuit and can be used to trigger an interrupt event - see "[Interrupts](#page-153-0)".

The DSP Status flags can be output directly on a GPIO pin as an external indication of the DSP Status. See "[General](#page-138-0) [Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

The DSP_IRQn_STS fields are read-only bits. These bits can be set (or reset) by writing to the DSP_IRQn fields, as described in [Table 16.](#page-71-0) This facility can be used to allow a DSP core to generate an interrupt to the host processor. The DSP interrupt registers are asserted on the rising and falling edges of the respective DSP_IRQn fields.

Table 16 DSP Interrupts

TONE GENERATOR

The CS47L24 incorporates two 1kHz tone generators which can be used for 'beep' functions through any of the audio signal paths. The phase relationship between the two generators is configurable, providing flexibility in creating differential signals, or for test scenarios.

Figure 22 Digital Core Tone Generator

The tone generators can be selected as input to any of the digital mixers or signal processing functions within the CS47L24 digital core. The bracketed numbers in [Figure 22,](#page-72-0) e.g.,"(04h)" indicate the corresponding *_SRC*n* register setting for selection of that signal as an input to another digital core function.

The sample rate for the tone generators is configured using the TONE_RATE register - see [Table 21.](#page-84-0) Note that sample rate conversion is required when routing the tone generator output(s) to any signal chain that is asynchronous and/or configured for a different sample rate.

The tone generators are enabled using the TONE1_ENA and TONE2_ENA register bits as described in [Table 17.](#page-73-0) The phase relationship is configured using TONE_OFFSET.

The tone generators can also provide a configurable DC signal level, for use as a test signal. The DC output is selected using the TONEn_OVD register bits, and the DC signal amplitude is configured using the TONEn_LVL registers, as described i[n Table 17.](#page-73-0)

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R33 (0021h) Tone Generator \overline{c}	15:0	TONE1_LVL [23:8]	1000h	Tone Generator 1 DC output level TONE1 LVL [23:8] is coded as 2's complement. Bits [23:20] contain the integer portion; bits [19:0] contain the fractional portion. The digital core 0dBFS level corresponds to 1000 00h (+1) or F000 00h (-1).
R34 (0022h) Tone Generator 3	7:0	TONE1 LVL [7:0]	00h	Tone Generator 1 DC output level TONE1 LVL [23:8] is coded as 2's complement. Bits [23:20] contain the integer portion; bits [19:0] contain the fractional portion. The digital core 0dBFS level corresponds to 1000_00h (+1) or F000_00h (-1).
R35 (0023h) Tone Generator 4	15:0	TONE2 LVL [23:8]	1000h	Tone Generator 2 DC output level TONE2 LVL [23:8] is coded as 2's complement. Bits [23:20] contain the integer portion; bits [19:0] contain the fractional portion. The digital core 0dBFS level corresponds to 1000 00h (+1) or F000 00h (-1).
R36 (0024h) Tone Generator 5	7:0	TONE2_LVL [7:0]	00h	Tone Generator 2 DC output level TONE2 LVL [23:8] is coded as 2's complement. Bits [23:20] contain the integer portion; bits [19:0] contain the fractional portion. The digital core 0dBFS level corresponds to 1000 00h (+1) or F000 00h (-1).

Table 17 Tone Generator Control

NOISE GENERATOR

The CS47L24 incorporates a white noise generator, which can be routed within the digital core. The main purpose of the noise generator is to provide 'comfort noise' in cases where silence (digital mute) is not desirable.

Figure 23 Digital Core Noise Generator

The noise generator can be selected as input to any of the digital mixers or signal processing functions within the CS47L24 digital core. The bracketed number (0Dh) in [Figure 23](#page-73-1) indicates the corresponding *_SRC*n* register setting for selection of the noise generator as an input to another digital core function.

The sample rate for the noise generator is configured using the NOISE_GEN_RATE register - see [Table 21.](#page-84-0) Note that sample rate conversion is required when routing the noise generator output to any signal chain that is asynchronous and/or configured for a different sample rate.

The noise generator is enabled using the NOISE GEN ENA register bit as described in [Table 18.](#page-74-0) The signal level is configured using NOISE_GEN_GAIN.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R ₁₁₂ (0070h) Comfort	5	NOISE GEN EN A	$\mathbf 0$	Noise Generator Enable $0 = Disabled$ $1 =$ Enabled
Noise Generator	4:0	NOISE GEN GA IN [4.0]	00h	Noise Generator Signal Level $00h = -114dBFS$ $01h = -108dBFS$ $02h = -102dBFS$ (6dB steps) $11h = -6dBFS$ $12h = 0dBFS$ All other codes are Reserved

Table 18 Noise Generator Control

HAPTIC SIGNAL GENERATOR

The CS47L24 incorporates a signal generator for use with haptic devices (e.g., mechanical vibration actuators). The haptic signal generator is compatible with both Eccentric Rotating Mass (ERM) and Linear Resonant Actuator (LRA) haptic devices.

The haptic signal generator is highly configurable, and includes the capability to execute a programmable event profile comprising three distinct operating phases.

The resonant frequency of the haptic signal output (for LRA devices) is selectable, providing support for many different actuator components.

The haptic signal generator is a digital signal generator which is incorporated within the digital core of the CS47L24. The haptic signal may be routed, via one of the digital core output mixers, to the Class D speaker output for connection to the external haptic device, as illustrated i[n Figure 24.](#page-74-1)

Figure 24 Digital Core Haptic Signal Generator

The bracketed number (06h) in [Figure 24](#page-74-1) indicates the corresponding *_SRC*n* register setting for selection of the haptic signal generator as an input to another digital core function.

The haptic signal generator is selected as input to one of the digital core output mixers by setting the * SRCn register of the applicable output mixer to (06h).

The sample rate for the haptic signal generator is configured using the HAP_RATE register - see [Table 21.](#page-84-0) Note that sample rate conversion is required when routing the haptic signal generator output to any signal chain that is asynchronous and/or configured for a different sample rate.

The haptic signal generator is configured for an ERM or LRA actuator using the HAP_ACT register bit. The required resonant frequency is configured using the LRA_FREQ field. (Note that the resonant frequency is only applicable to LRA actuators.)

The signal generator can be enabled in Continuous mode or configured for One-Shot mode using the HAP_CTRL register, as described in [Table 19.](#page-76-0) In One-Shot mode, the output is triggered by writing to the ONESHOT_TRIG bit.

In One-Shot mode, the signal generator profile comprises the distinct phases (1, 2, 3). The duration and intensity of each output phase is programmable.

In Continuous mode, the signal intensity is controlled using the PHASE2_INTENSITY field only.

In the case of an ERM actuator (HAP $ACT = 0$), the haptic output is a DC signal level, which may be positive or negative, as selected by the *_INTENSITY registers.

For an LRA actuator (HAP_ACT = 1), the haptic output is an AC signal; selecting a negative signal level corresponds to a 180 degree phase inversion. In some applications, phase inversion may be desirable during the final phase, to halt the physical motion of the haptic device.

Table 19 Haptic Signal Generator Control

PWM GENERATOR

The CS47L24 incorporates two Pulse Width Modulation (PWM) signal generators as illustrated in [Figure 25.](#page-77-0) The duty cycle of each PWM signal can be modulated by an audio source, or can be set to a fixed value using a control register setting.

A 4-input mixer is associated with each PWM generator. The 4 input sources are selectable in each case, and independent volume control is provided for each path.

The PWM signal generators can be output directly on a GPIO pin. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

Note that the PWM output should always be disabled whenever the system clock, SYSCLK, is disabled. Failure to do this may result in a persistent logic '1' DC output from the PWM generator. See "[Clocking and Sample Rates](#page-164-0)" for details of system clocking and the associated control requirements.

Note that the PWM signal generators cannot be selected as input to the digital mixers or signal processing functions within the CS47L24 digital core.

Figure 25 Digital Core Pulse Width Modulation (PWM) Generator

The PWM1 and PWM2 mixer control registers (see [Figure 25\)](#page-77-0) are located at register addresses R1600 (640h) through to R1615 (64Fh).

The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000). Generic register definitions are provided in [Table 7.](#page-46-0)

The *_SRC*n* registers select the input source(s) for the respective mixers. Note that the selected input source(s) must be configured for the same sample rate as the mixer to which they are connected. Sample rate conversion functions are available to support flexible interconnectivity - see "[Asynchronous Sample Rate Converter \(ASRC\)](#page-84-1)" and "[Isochronous](#page-87-0) [Sample Rate Converter \(ISRC\)](#page-87-0)".

The PWM sample rate (cycle time) is configured using the PWM_RATE register - see [Table 21.](#page-84-0) Note that sample rate conversion is required when linking the PWM generators to any signal chain that is asynchronous and/or configured for a different sample rate.

The PWM generators are enabled using PWM1_ENA and PWM2_ENA respectively, as described i[n Table 20.](#page-78-0)

Under default conditions (PWMn_OVD = 0), the duty cycle of the PWM generators is controlled by an audio signal path; a 4-input mixer is associated with each PWM generator, as illustrated i[n Figure 25.](#page-77-0)

When the PWM_{n_}OVD bit is set, the duty cycle of the respective PWM generator is set to a fixed ratio; in this case, the duty cycle ratio is configurable using the PWM*n*_LVL registers.

The PWM generator clock frequency is selected using PWM_CLK_SEL. For best performance, this register should be set to the highest available setting. Note that the PWM generator clock must not be set to a higher frequency than SYSCLK (if PWM_RATE<1000) or ASYNCCLK (if PWM_RATE≥1000).

Table 20 Pulse Width Modulation (PWM) Generator Control

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the digital mixer paths. If an attempt is made to enable a PWM signal mixer path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error condition can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose](#page-138-0) [Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The status bits in Registers R1600 to R3000 indicate the status of each of the digital mixers. If an Underclocked Error condition occurs, then these bits provide readback of which mixer(s) have been successfully enabled.

SAMPLE RATE CONTROL

The CS47L24 supports multiple signal paths through the digital core. Stereo full-duplex sample rate conversion is provided to allow digital audio to be routed between interfaces operating at different sample rates and/or referenced to asynchronous clock domains.

Two independent clock domains are supported, referenced to SYSCLK and ASYNCCLK respectively, as described in "[Clocking and Sample Rates](#page-164-0)". Every digital signal path must be synchronised either to SYSCLK or to ASYNCCLK.

Up to five different sample rates may be in use at any time on the CS47L24. Three of these sample rates must be synchronised to SYSCLK; the remaining two, where required, must be synchronised to ASYNCCLK.

Sample rate conversion is required when routing any audio path between digital functions that are asynchronous and/or configured for different sample rates.

The Asynchronous Sample Rate Converter (ASRC) provides two stereo signal paths between the SYSCLK and ASYNCCLK domains. The ASRC is described later, and is illustrated i[n Figure 28.](#page-85-0)

There are three Isochronous Sample Rate Converters (ISRCs). These provide four signal paths each between sample rates on the SYSCLK domain, or between sample rates on the ASYNCCLK domain. The ISRCs are described later, and are illustrated i[n Figure 29.](#page-88-0)

The sample rate of different blocks within the CS47L24 digital core are controlled as illustrated in [Figure 26](#page-80-0) and [Figure](#page-81-0) [27 -](#page-81-0) the * RATE registers select the applicable sample rate for each respective group of digital functions.

The * RATE registers should not be changed if any of the * SRCn registers associated with the respective functions is non-zero. The associated * SRCn registers should be cleared to 00h before writing new values to the * RATE registers. A minimum delay of 125µs should be allowed between clearing the *_SRC*n* registers and writing to the associated *_RATE registers. Se[e Table 21 f](#page-84-0)or further details.

CS47L24

Figure 26 Digital Core Sample Rate Control (Internal Signal Processing)

CS47L24

Figure 27 Digital Core Sample Rate Control (External Digital Interfaces)

The input signal paths may be selected as input to the digital mixers or signal processing functions. The sample rate for the input signal paths is configured using the IN_RATE register.

The output signal paths are derived from the respective output mixers. The sample rate for the output signal paths is configured using the OUT_RATE register. The sample rate of the AEC Loopback path is also set by the OUT_RATE register.

The AIFn RX inputs may be selected as input to the digital mixers or signal processing functions. The AIFn TX outputs are derived from the respective output mixers. The sample rates for digital audio interfaces (AIF1, AIF2 and AIF3) are configured using the AIF1_RATE, AIF2_RATE and AIF3_RATE registers respectively.

The EQ, LHPF and DRC functions can be enabled in any signal path within the digital core. The sample rate for these functions is configured using the FX_RATE register. Note that the EQ, DRC and LHPF functions must all be configured

for the same sample rate.

The DSPn functions can be enabled in any signal path within the digital core. The applicable sample rates are configured using the DSP2_RATE and DSP3_RATE registers.

The tone generators and noise generator can be selected as input to any of the digital mixers or signal processing functions. The sample rates for these sources are configured using the TONE_RATE and NOISE_GEN_RATE registers respectively.

The haptic signal generator can be used to control an external vibe actuator, which can be driven directly by the Class D speaker output. The sample rate for the haptic signal generator is configured using the HAP_RATE register.

The PWM signal generators can be modulated by an audio source, derived from the associated signal mixers. The sample rate (cycle time) for the PWM signal generators is configured using the PWM_RATE register.

The sample rate control registers are described in [Table 21.](#page-84-0) Refer to the register descriptions for details of the valid selections in each case. Note that the input (DMIC) and output (DAC) signal paths must always be associated with the SYSCLK clocking domain; different sample rates may be selected concurrently, but both these rates must be synchronised to SYSCLK.

The control registers associated with the ASRC and ISRCs are described in [Table 22](#page-87-1) and [Table 23](#page-93-0) respectively within the following sections.

and the control of the control of the

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3584 (0E00h) FX Ctrl	14:11	FX_RATE [3:0]	0000	FX Sample Rate (EQ, LHPF, DRC) $0000 = SAMPLE_RATE_1$ $0001 = SAMPLE RATE$ 2 $0010 =$ SAMPLE RATE 3 1000 = ASYNC_SAMPLE_RATE_1 1001 = ASYNC SAMPLE RATE 2 All other codes are Reserved. The selected sample rate is valid in the range 8kHz to 192kHz. When the DRC is enabled, the maximum FX RATE sample rate is 96kHz. All EQnMIX_SRCm, DRCnxMIX_SRCm, and LHPFnMIX_SRCm registers should be set to 00h before changing FX_RATE.
R4608 (1200h) DSP ₂ Control 1	14:11	DSP2_RATE [3.0]	0000	DSP2 Sample Rate $0000 = SAMPLE RATE 1$ $0001 = SAMPLE RATE 2$ $0010 =$ SAMPLE RATE 3 1000 = ASYNC_SAMPLE_RATE_1 1001 = ASYNC SAMPLE RATE 2 All other codes are Reserved. The selected sample rate is valid in the range 4kHz to 192kHz. All DSP2xMIX SRCn registers should be set to 00h before changing DSP2 RATE.
R4864 (1300h) DSP ₃ Control 1	14:11	DSP3_RATE [3:0]	0000	DSP3 Sample Rate $0000 = SAMPLE RATE$ 1 $0001 = SAMPLE$ RATE_2 $0010 = SAMPLE$ RATE 3 1000 = ASYNC SAMPLE RATE 1 1001 = ASYNC SAMPLE RATE 2 All other codes are Reserved. The selected sample rate is valid in the range 4kHz to 192kHz. All DSP3xMIX_SRCn registers should be set to 00h before changing DSP3 RATE.

Table 21 Digital Core Sample Rate Control

ASYNCHRONOUS SAMPLE RATE CONVERTER (ASRC)

The CS47L24 supports multiple signal paths through the digital core. Two independent clock domains are supported, referenced to SYSCLK and ASYNCCLK respectively, as described in "[Clocking and Sample Rates](#page-164-0)". Every digital signal path must be synchronised either to SYSCLK or to ASYNCCLK.

The Asynchronous Sample Rate Converter (ASRC) provides two stereo signal paths between the SYSCLK and ASYNCCLK domains, as illustrated i[n Figure 28.](#page-85-0)

The sample rate on the SYSCLK domain is selected using the ASRC_RATE1 register - the rate can be set equal to SAMPLE_RATE_1, SAMPLE_RATE_2 or SAMPLE_RATE_3.

The sample rate on the ASYNCCLK domain is selected using the ASRC_RATE2 register - the rate can be set equal to ASYNC_SAMPLE_RATE_1 or ASYNC_SAMPLE_RATE_2.

See "[Clocking and Sample Rates](#page-164-0)" for details of the sample rate control registers.

The ASRC_RATE1 and ASRC_RATE2 registers should not be changed if any of the respective *_SRCn registers is nonzero. The associated * SRCn registers should be cleared to 00h before writing new values to ASRC RATE1 or ASRC_RATE2. A minimum delay of 125µs should be allowed between clearing the *_SRC*n* registers and writing to the associated ASRC_RATE1 or ASRC_RATE2 registers. See [Table 22](#page-87-1) for further details.

The ASRC supports sample rates in the range 8kHz to 48kHz only. The applicable SAMPLE_RATE_n and ASYNC_SAMPLE_RATE_n registers must each select sample rates between 8kHz and 48kHz when any ASRC path is enabled.

The ASRC1 Left and ASRC1 Right paths convert from the SYSCLK domain to the ASYNCCLK domain. These paths are enabled using the ASRC1L_ENA and ASRC1R_ENA register bits respectively.

The ASRC2 Left and ASRC2 Right paths convert from the ASYNCCLK domain to the SYSCLK domain. These paths are enabled using the ASRC2L_ENA and ASRC2R_ENA register bits respectively.

Synchronisation (lock) between different clock domains is not instantaneous when the clocking or sample rate configurations are updated. The lock status of each ASRC path is an input to the Interrupt control circuit and can be used to trigger an Interrupt event - see "[Interrupts](#page-153-0)".

The ASRC Lock status of each ASRC path can be output directly on a GPIO pin as an external indication of ASRC Lock. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

The CS47L24 performs automatic checks to confirm that the SYSCLK or ASYNCCLK frequency is high enough to support the commanded ASRC and digital mixing functions. If an attempt is made to enable an ASRC signal path, and there are insufficient SYSCLK or ASYNCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose Input /](#page-138-0) [Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The status bits in Register R3809 indicate the status of each of the ASRC signal paths. If an Underclocked Error condition occurs, then these bits provide readback of which ASRC signal path(s) have been successfully enabled.

The status bits in Registers R1600 to R3000 indicate the status of each of the digital mixers. If an Underclocked Error condition occurs, then these bits provide readback of which mixer(s) have been successfully enabled.

The Asynchronous Sample Rate Converter (ASRC) signal paths and control registers are illustrated in [Figure 28.](#page-85-0)

Figure 28 Asynchronous Sample Rate Converters (ASRCs)

The ASRC1 and ASRC2 input control registers (see [Figure 28\)](#page-85-0) are located at register addresses R2688 (A80h) through to R2712 (A98h).

The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000). Generic register definitions are provided in [Table 7.](#page-46-0)

The *_SRC*n* registers select the input source(s) for the respective ASRC processing blocks. Note that the selected input source(s) must be configured for the same sample rate as the ASRC to which they are connected.

The bracketed numbers in [Figure 28,](#page-85-0) e.g.,"(90h)" indicate the corresponding *_SRC*n* register setting for selection of that signal as an input to another digital core function.

The register bits associated with the ASRCs are described i[n Table 22.](#page-87-1)

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3811 (0EE3h) ASRC RA TE ₂	14:11	ASRC RATE2 [3:0]	1000	ASRC Sample Rate select for ASYNCCLK domain 1000 = ASYNC SAMPLE RATE 1 1001 = ASYNC SAMPLE RATE 2 All other codes are Reserved. The selected sample rate is valid in the range 8kHz to 48kHz. The ASRC IN2L SRC and ASRC IN2R SRC registers should be set to 00h before ASRC RATE2.

Table 22 Digital Core ASRC Control

ISOCHRONOUS SAMPLE RATE CONVERTER (ISRC)

The CS47L24 supports multiple signal paths through the digital core. The Isochronous Sample Rate Converters (ISRCs) provide sample rate conversion between synchronised sample rates on the SYSCLK clock domain, or between synchronised sample rates on the ASYNCCLK clock domain.

There are three Isochronous Sample Rate Converters (ISRCs). Each of these provides four signal paths between two different sample rates, as illustrated i[n Figure 29.](#page-88-0)

The sample rates associated with each ISRC can be set independently. Note that the two sample rates associated with any single ISRC must both be referenced to the same clock domain (SYSCLK or ASYNCCLK).

When an ISRC is used on the SYSCLK domain, then the associated sample rates may be selected from SAMPLE_RATE_1, SAMPLE_RATE_2 or SAMPLE_RATE_3.

When an ISRC is used on the ASYNCCLK domain, then the associated sample rates are ASYNC_SAMPLE_RATE_1 and ASYNC_SAMPLE_RATE_2.

See "[Clocking and Sample Rates](#page-164-0)" for details of the sample rate control registers.

Each ISRC supports sample rates in the range 8kHz to 192kHz. The higher of the sample rates associated with each ISRC must be an integer multiple of the lower sample rate; all possible integer ratios are supported (i.e., up to 24).

Each ISRC converts between a sample rate selected by ISRCn_FSL and a sample rate selected by ISRCn_FSH, (where 'n' identifies the applicable ISRC 1, 2 or 3). Note that, in each case, the higher of the two sample rates must be selected by ISRCn_FSH.

The ISRC*n*_FSL and ISRC*n*_FSH registers should not be changed if any of the respective *_SRC*n* registers is non-zero. The associated *_SRC*n* registers should be cleared to 00h before writing new values to ISRC*n*_FSL or ISRC*n*_FSH. A minimum delay of 125µs should be allowed between clearing the *_SRC*n* registers and writing to the associated ISRC*n*_FSL or ISRC*n*_FSH registers. Se[e Table 23 f](#page-93-0)or further details.

The ISRCn 'interpolation' paths (increasing sample rate) are enabled using the ISRCn_INT1_ENA, ISRCn_INT2_ENA, ISRCn_INT3_ENA and ISRCn_INT4_ENA register bits.

The ISRCn 'decimation' paths (decreasing sample rate) are enabled using the ISRCn_DEC1_ENA, ISRCn_DEC2_ENA, ISRCn_DEC3_ENA and ISRCn_DEC4_ENA register bits.

A notch filter is provided in each of the ISRC paths; these are enabled using the ISRCn_NOTCH_ENA bits. The filter is configured automatically according to the applicable sample rate(s). It is recommended to enable the filter for typical applications. Disabling the filter will provide maximum 'pass' bandwidth, at the expense of degraded stopband attenuation.

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded ISRC and digital mixing functions. If an attempt is made to enable an ISRC signal path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error condition can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose](#page-138-0) [Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The status bits in Registers R1600 to R3000 indicate the status of each of the digital mixers. If an Underclocked Error condition occurs, then these bits provide readback of which mixer(s) have been successfully enabled.

The Isochronous Sample Rate Converter (ISRC) signal paths and control registers are illustrated i[n Figure 29.](#page-88-0)

Figure 29 Isochronous Sample Rate Converters (ISRCs)

The ISRC input control registers (see [Figure 29\)](#page-88-0) are located at register addresses R2816 (B00h) through to R3000 (0BB8h).

The full list of digital mixer control registers is provided in the "[Register Map](#page-209-0)" section (Register R1600 through to R3000). Generic register definitions are provided i[n Table 7.](#page-46-0)

The *_SRC registers select the input source(s) for the respective ISRC processing blocks. Note that the selected input source(s) must be configured for the same sample rate as the ISRC to which they are connected.

The bracketed numbers in [Figure 29,](#page-88-0) e.g.,"(A4h)" indicate the corresponding *_SRC register setting for selection of that signal as an input to another digital core function.

The register bits associated with the ISRCs are described i[n Table 23.](#page-93-0)

CS47L24

Table 23 Digital Core ISRC Control

DSP FIRMWARE CONTROL

The CS47L24 digital core incorporates two DSP processing blocks, capable of running a wide range of audio enhancement functions. Different firmware configurations can be loaded onto each DSP, enabling the CS47L24 to be highly customised for specific application requirements. Synchronisation of different DSPs is supported, and shared data memory space is provided for the DSP2 and DSP3 blocks; these features enable enhanced processing capabilities for the associated DSPs.

Examples of the DSP functions include Virtual Surround Sound (VSS), Multiband Compressor (MBC), and the Cirrus Logic SoundClear™ suite of audio processing algorithms. Note that it is possible to implement more than one type of audio enhancement function on a single DSP; the precise combination(s) of functions will vary from one firmware configuration to another.

DSP firmware can be configured using Cirrus Logic-supplied software packages. A software programming guide can also be provided to assist users in developing their own software algorithms - please contact your local Cirrus Logic representative for further information.

In order to use the DSP blocks, the required firmware configuration must first be loaded onto the device by writing the appropriate files to the CS47L24 register map. The firmware configuration will comprise Program, Coefficient and Data content. In some cases, the Coefficient content must be derived using tools provided in Cirrus Logic's WISCE™ evaluation board control software.

Details of how to load the firmware configuration onto the CS47L24 are described below. Note that the WISCE™ evaluation board control software provides support for easy loading of Program, Coefficient and Data content onto the CS47L24. Please contact your local Cirrus Logic representative for more details of the WISCE™ evaluation board control software.

After loading the DSP firmware, the DSP functions must be enabled using the associated register control fields.

The audio signal paths connecting to/from the DSP processing blocks are configured as described in the "[Digital Core](#page-42-0)" section. Note that the DSP firmware must be loaded and enabled before audio signal paths can be enabled.

DSP FIRMWARE MEMORY CONTROL

The DSP firmware memory is programmed by writing to the registers referenced in [Table 24.](#page-95-0) Note that the DSP clock must be configured and enabled for the respective DSP block to support read/write access to these registers.

The CS47L24 Program, Coefficient and Data register memory space is described in [Table 24](#page-95-0). See "[Register Map](#page-209-0)" for a definition of these register addresses. The shared DSP2/DSP3 memory space is implemented at two different register address locations; note that reading or writing at either address will access the same memory data.

If multiple DSPs write to a shared memory address at the same time, then the address at which the collision occurred will be reported in the DSP3_DUALMEM_COLLISION_ADDR register. Note that this field is coded in 24-bit DSP data word units, and is defined relative to the base address of the applicable shared memory area.

The DSP memory controller provides an input to the Interrupt Controller circuit. An interrupt event is triggered if a memory collision occurs. (Note that the DSP software should be written to ensure this never happens; the interrupt is intended for development purposes only.) See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

The Program firmware parameters are formatted as 40-bit words. For this reason, 3 x 16-bit register addresses are required for each 40-bit word.

The Coefficient and Data firmware parameters are formatted as 24-bit words. For this reason, 2 x 16-bit register addresses are required for each 24-bit word.

Table 24 DSP Program, Coefficient and Data Registers

Clocking is required for any functionality of the DSP processing blocks, including any register read/write operations associated with DSP firmware loading.

The clock source for each DSP is derived from SYSCLK, which must also be enabled. See "[Clocking and Sample Rates](#page-164-0)" for details of how to configure SYSCLK.

The DSP clock frequency is selected using the DSPn_CLK_SEL register. Note that the DSP clock frequency must be less than or equal to the SYSCLK frequency. The frequencies must be integer-related (e.g., divide by 1, 2, 3 etc.).

The clock source for each DSP block is enabled using DSPn_SYS_ENA (where 'n' identifies the applicable DSP processing block 1 or 2). The clock must be enabled before (or simultaneous to) enabling the respective DSP Core or DMA channels. The clock must be disabled after (or simultaneous to) disabling the DSP Core and DMA channels.

The DSPn_CLK_SEL_STS fields provide readback of the clock frequency for the respective DSP cores. These can be used to confirm the clock frequency, in cases where code execution has a minimum clock frequency requirement. The DSPn_CLK_SEL_STS field is only valid when the respective DSP Clock is enabled; typical typical usage of this field would be for the DSP core itself to readback the clock status, and to take action as applicable (in particular, if the available clock does not meet the application requirements).

The DSPn_RAM_RDY status bits indicate when the respective DSP firmware memory registers are ready for read/write access. The respective DSP memories should not be accessed until this bit has been set.

The DSP RAM Ready flags are inputs to the Interrupt control circuit and can be used to trigger an interrupt event - see "[Interrupts](#page-153-0)".

The DSP RAM Ready flags can be output directly on a GPIO pin as an external indication of the DSP RAM Status. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

Under default register conditions, the DSP firmware memory contents are retained if the respective clock is disabled, and also during Hardware Reset and Software Reset; this is selectable using the DSPn_MEM_ENA register bits, as described below.

When DSPn MEM ENA = 1 (default), the DSP firmware memory is retained when the DSP clock is disabled (i.e., when DSPn_SYS_ENA = 0). It is also retained during Hardware Reset and Software Reset, provided DCVDD is held above its reset threshold.

When DSPn_MEM_ENA = 0, the DSP firmware memory is disabled (and the contents lost) when DSPn_SYS_ENA = 0. It is also disabled during Hardware Reset and Software Reset. Power consumption is reduced when the memory is disabled, but the DSP firmware must then be reloaded when required.

See the "[Applications Information](#page-240-0)" section for a summary of the CS47L24 memory reset conditions.

CS47L24

Table 25 DSP Clocking Control

DSP FIRMWARE EXECUTION

After the DSP firmware has been loaded, and the clocks configured, the DSP blocks are enabled using the DSPn_CORE_ENA register bits. When the DSP is configured and enabled, the firmware execution can be started by writing '1' to the respective DSPn_START bit.

Alternative methods to trigger the firmware execution can also be configured using the DSPn_START_IN_SEL register fields. Note that this provides the capability to synchronously trigger multiple DSP blocks.

Using the DSPn_START_IN_SEL registers, the DSP firmware execution can be linked to the respective DMA function, the IRQ2 status, or to configurable 'DSPn Start' signals from another DSP. The 'DSPn Start' signals are generated within the DSP cores, enabling any of the DSP blocks to trigger code execution in another DSP.

The DSPn_CORE_ENA bit must be set to '1' to enable firmware execution on the respective DSP block. Note that the usage of the DSPn_START bit may vary depending on the particular software that is being executed: in some applications (e.g., when an alternative trigger is selected using DSPn_START_IN_SEL), writing to the DSPn_START bit will not be required.

For read/write access to the DSP firmware memory registers, the respective firmware execution must be disabled by setting the DSPn_CORE_ENA bit to '0'.

The audio signal paths connecting to/from the DSP processing blocks are configured as described in the "[Digital Core](#page-42-0)" section. Note that the DSP firmware must be loaded and enabled before audio signal paths can be enabled.

Table 26 DSP Firmware Execution

DSP DIRECT MEMORY ACCESS (DMA) CONTROL

Each DSP provides a multi-channel DMA function; this is configured using the registers described in [Table 27.](#page-102-0)

There are 8 WDMA (DSP input) and 6 RDMA (DSP output) channels for each DSP; these are enabled using the DSPn_WDMA_CHANNEL_ENABLE and DSPn_RDMA_CHANNEL_ENABLE fields. The status of each WDMA channel is indicated in DSPn_WDMA_ACTIVE_CHANNELS.

The DMA can access the X data memory or Y data memory associated with the respective DSP. The applicable memory is selected using bit [15] of the respective *_START_ADDRESS register.

The start address of each DMA channel is configured as described in [Table 27.](#page-102-0) Note that the required address is defined relative to the base address of the selected (X data or Y data) memory.

The buffer length of the DMA channels is configured using the DSPn_WDMA_BUFFER_LENGTH field. The selected buffer length applies to all enabled WDMA or RDMA channels.

Note that the start address registers, and WDMA buffer length registers, are defined in 24-bit DSP data word units. This means that the LSB of these fields represents one 24-bit DSP memory word. (Note that this differs from the CS47L24 register map layout, as described i[n Table 24\)](#page-95-0).

The parameters of a DMA channel (i.e., Start Address or Offset Address) must not be changed whilst the respective DMA is enabled. All of the DMA channels must be disabled before changing the WDMA buffer length.

Each DMA channel uses a twin buffer mechanism to support uninterrupted data flow through the DSP. The buffers are called 'ping' and 'pong' respectively, and are of configurable size, as noted above. Data is transferred to/from each of the buffers in turn.

When the 'ping' input data buffer is full, the DSPn_PING_FULL bit will be asserted (set to '1'), and a 'DSP Start' signal will be generated. The 'Start' signal from the DMA is typically used to start Firmware execution, as noted in [Table 26.](#page-99-0) Meanwhile, further DSP input data will be filling up the 'pong' buffer.

When the 'pong' input buffer is full, the DSPn_PONG_FULL bit will be asserted, and another 'DSP Start' signal will be generated. The DSP Firmware must take care to read the input data from the applicable buffer, in accordance with the DSPn_PING_FULL and DSPn_PONG_FULL status bits.

Twin buffers are also used on the DSP output (RDMA) channels. The output 'ping' buffers are emptied at the same time as the input 'ping' buffers are filled; the output 'pong' buffers are emptied at the same time as the input 'pong' buffers are filled.

Further details of the DMA are provided in the software programming guide - please contact your local Cirrus Logic representative if required.

Table 27 DSP Direct Memory Access (DMA) Control

DSP DEBUG SUPPORT

General purpose 'scratch' registers are provided for each DSP. These have no assigned function, and can be used to assist in algorithm development.

The JTAG interface provides test and debug access to the CS47L24, as described in the "[JTAG Interface](#page-203-0)" section. The JTAG interface clock can be enabled independently for each DSP core, using the DSPn_DBG_CLK_ENA register bits.

When using the JTAG interface to access any DSP core, the respective DSPn_DBG_CLK_ENA, DSPn_SYS_ENA, and DSPn_CORE_ENA bits must all be set.

Table 28 DSP Debug Support

DIGITAL AUDIO INTERFACE

The CS47L24 provides three audio interfaces, AIF1, AIF2 and AIF3. Each of these is independently configurable on the respective transmit (TX) and receive (RX) paths. AIF1 supports up to 8 channels of input and output signal paths; AIF2 supports up to 6 channels of input and output signal paths; AIF3 supports up to 2 channels of input and output signal paths.

The data source(s) for the audio interface transmit (TX) paths can be selected from any of the CS47L24 input signal paths, or from the digital core processing functions. The audio interface receive (RX) paths can be selected as inputs to any of the digital core processing functions or digital core outputs. See "[Digital Core](#page-42-0)" for details of the digital core routing options.

The digital audio interfaces provide flexible connectivity for multiple processors and other audio devices. Typical connections include Applications Processor, Baseband Processor and Wireless Transceiver. A typical configuration is illustrated in [Figure 30.](#page-104-0)

Figure 30 Typical AIF Connections

In the general case, the digital audio interface uses four pins:

- TXDAT: Data output
- RXDAT: Data input
- BCLK: Bit clock, for synchronisation
- LRCLK: Left/Right data alignment clock

In master interface mode, the clock signals BCLK and LRCLK are outputs from the CS47L24. In slave mode, these signals are inputs, as illustrated below.

Four different audio data formats are supported by the digital audio interface:

- DSP mode A
- DSP mode B
- I2S
- Left Justified

The Left Justified and DSP-B modes are valid in Master mode only (i.e., BCLK and LRCLK are outputs from the CS47L24). These modes cannot be supported in Slave mode.

All four of these modes are MSB first. Data words are encoded in 2's complement format. Each of the audio interface modes is described in the following sections. Refer to the "[Signal Timing Requirements](#page-21-0)" section for timing information.

Two variants of DSP mode are supported - 'Mode A' and 'Mode B'. Mono PCM operation can be supported using the DSP modes.

MASTER AND SLAVE MODE OPERATION

The CS47L24 digital audio interfaces can operate as a master or slave as shown in [Figure 31](#page-105-0) and [Figure 32.](#page-105-1) The associated control bits are described in "[Digital Audio Interface Control](#page-110-0)".

AUDIO DATA FORMATS

The CS47L24 digital audio interfaces can be configured to operate in I²S, Left-Justified, DSP-A or DSP-B interface modes. Note that Left-Justified and DSP-B modes are valid in Master mode only (i.e., BCLK and LRCLK are outputs from the CS47L24).

The digital audio interfaces also provide flexibility to support multiple 'slots' of audio data within each LRCLK frame. This flexibility allows multiple audio channels to be supported within a single LRCLK frame.

The data formats described in this section are generic descriptions, assuming only one stereo pair of audio samples per LRCLK frame. In these cases, the AIF is configured to transmit (or receive) in the first available position in each frame (i.e., the Slot 0 position).

The options for multi-channel operation are described in the following section ("[AIF Timeslot Configuration](#page-106-0)").

The audio data modes supported by the CS47L24 are described below. Note that the polarity of the BCLK and LRCLK signals can be inverted if required; the following descriptions all assume the default, non-inverted polarity of these signals.

In DSP mode, the left channel MSB is available on either the $1st$ (mode B) or $2nd$ (mode A) rising edge of BCLK following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

In master mode, the LRCLK output will resemble the frame pulse shown in [Figure 33](#page-105-2) and [Figure 34.](#page-106-1) In slave mode, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs at least one BCLK period before the rising edge of the next frame pulse.

Figure 33 DSP Mode A Data Format

Figure 34 DSP Mode B Data Format

PCM operation is supported in DSP interface mode. CS47L24 data that is output on the Left Channel will be read as mono PCM data by the receiving equipment. Mono PCM data received by the CS47L24 will be treated as Left Channel data. This data may be routed to the Left/Right playback paths using the control fields described in the "[Digital Core](#page-42-0)" section.

In I²S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.

Figure 35 I2S Data Format (assuming n-bit word length)

In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.

Figure 36 Left Justified Data Format (assuming n-bit word length)

AIF TIMESLOT CONFIGURATION

Digital audio interfaces AIF1 and AIF2 support multi-channel operation; AIF1 supports up to 8 channels of input and output signal paths; AIF2 supports up to 6 channels of input and output signal paths. A high degree of flexibility is provided to define the position of the audio samples within each LRCLK frame; the audio channel samples may be arranged in any order within the frame.

AIF3 also provides flexible configuration options, but supports only 1 stereo input and 1 stereo output path.

Note that, on each interface, all input and output channels must operate at the same sample rate (fs).

Each of the audio channels can be enabled or disabled independently on the transmit (TX) and receive (RX) signal paths. For each enabled channel, the audio samples are assigned to one timeslot within the LRCLK frame.

In DSP modes, the timeslots are ordered consecutively from the start of the LRCLK frame. In I2S and Left-Justified modes, the even-numbered timeslots are arranged in the first half of the LRCLK frame, and the odd-numbered timeslots are arranged in the second half of the frame.

The timeslots are assigned independently for the transmit (TX) and receive (RX) signal paths. There is no requirement to assign every available timeslot to an audio sample; some slots may be unused, if desired. Care is required, however, to ensure that no timeslot is allocated to more than one audio channel.

The number of BCLK cycles within a slot is configurable; this is the Slot Length. The number of valid data bits within a slot is also configurable; this is the Word Length. The number of BCLK cycles per LRCLK frame must be configured; it must be ensured that there are enough BCLK cycles within each LRCLK frame to transmit or receive all of the enabled audio channels.

Examples of the AIF Timeslot Configurations are illustrated in [Figure 37 t](#page-107-0)o [Figure 40.](#page-108-0) One example is shown for each of the four possible data formats.

[Figure 37](#page-107-0) shows an example of DSP Mode A format. Four enabled audio channels are shown, allocated to timeslots 0 through to 3.

Figure 37 DSP Mode A Example

[Figure 38](#page-107-1) shows an example of DSP Mode B format. Six enabled audio channels are shown, with timeslots 4 and 5 usused.

Figure 38 DSP Mode B Example

[Figure 39](#page-108-0) shows an example of I2S format. Four enabled channels are shown, allocated to timeslots 0 through to 3.

Figure 39 I2S Example

[Figure 40](#page-108-1) shows an example of Left Justified format. Six enabled channels are shown.

Figure 40 Left Justifed Example

TDM OPERATION BETWEEN THREE OR MORE DEVICES

The AIF operation described above illustrates how multiple audio channels can be interleaved on a single TXDAT or RXDAT pin. The interface uses Time Division Multiplexing (TDM) to allocate time periods to each of the audio channels in turn.

This form of TDM is implemented between two devices, using the electrical connections illustrated in [Figure 31 o](#page-105-0)r [Figure](#page-105-1) [32.](#page-105-1)

It is also possible to implement TDM between three or more devices. This allows one CODEC to receive audio data from two other devices simultaneously on a single audio interface, as illustrated in [Figure 41,](#page-109-0) [Figure 42](#page-109-1) and [Figure 43.](#page-109-2)

The CS47L24 provides full support for TDM operation. The TXDAT pin can be tri-stated when not transmitting data, in order to allow other devices to transmit on the same wire. The behaviour of the TXDAT pin is configurable, to allow maximum flexibility to interface with other devices in this way.

Typical configurations of TDM operation between three devices are illustrated i[n Figure 41,](#page-109-0) [Figure 42 a](#page-109-1)n[d Figure 43.](#page-109-2)

Figure 43 TDM with Processor as Master

Note:

The CS47L24 is a 24-bit device. If the user operates the CS47L24 in 32-bit mode then the 8 LSBs will be ignored on the receiving side and not driven on the transmitting side. It is therefore recommended to add a pull-down resistor if necessary to the RXDAT line and the TXDAT line in TDM mode.

Figure 41 TDM with CS47L24 as Master Figure 42 TDM with Other CODEC as Master

DIGITAL AUDIO INTERFACE CONTROL

This section describes the configuration of the CS47L24 digital audio interface paths.

AIF1 supports up to 8 input signal paths and up to 8 output signal paths; AIF2 supports up to 6 channels of input and output signal paths; AIF3 supports up to 2 channels of input and output signal paths. The digital audio interfaces AIF1, AIF2 and AIF3 can be configured as Master or Slave interfaces; mixed master/slave configurations are also possible.

Each input and output signal path can be independently enabled or disabled. The AIF output (TX) and AIF input (RX) paths use shared BCLK and LRCLK control signals.

The digital audio interface supports flexible data formats, selectable word-length, configurable timeslot allocations and TDM tri-state control.

The audio interfaces can be re-configured whilst enabled, including changes to the LRCLK frame length and the channel timeslot configurations. Care is required to ensure that any 'on-the-fly' re-configuration does not cause corruption to the active signal paths. Wherever possible, it is recommended to disable all channels before changing the AIF configuration.

As noted in the applicable register descriptions, some of the AIF control fields are locked and cannot be updated whilst AIF channels are enabled; this is to ensure continuity of the respective BCLK and LRCLK signals.

AIF SAMPLE RATE CONTROL

The AIF RX inputs may be selected as input to the digital mixers or signal processing functions within the CS47L24 digital core. The AIF TX outputs are derived from the respective output mixers.

The sample rate for each digital audio interface AIFn is configured using the respective AIFn_RATE register - see Table [21](#page-84-0) within the "[Digital Core](#page-42-0)" section.

Note that sample rate conversion is required when routing the AIF paths to any signal chain that is asynchronous and/or configured for a different sample rate.

AIF MASTER / SLAVE CONTROL

The digital audio interfaces can operate in Master or Slave modes and also in mixed master/slave configurations. In Master mode, the BCLK and LRCLK signals are generated by the CS47L24 when any of the respective digital audio interface channels is enabled. In Slave mode, these outputs are disabled by default to allow another device to drive these pins.

Master mode is selected on the AIFnBCLK pin using the AIFn_BCLK_MSTR register bit. In Master mode, the AIFnBCLK signal is generated by the CS47L24 when one or more AIFn channels is enabled.

When the AIFn_BCLK_FRC bit is set in BCLK master mode, the AIFnBCLK signal is output at all times, including when none of the AIFn channels is enabled.

The AIFnBCLK signal can be inverted in Master or Slave modes using the AIFn_BCLK_INV register.

Master mode is selected on the AIFnLRCLK pin using the AIFn LRCLK MSTR register bit. In Master mode, the AIFnLRCLK signal is generated by the CS47L24 when one or more AIFn channels is enabled.

When the AIFn_LRCLK_FRC bit is set in LRCLK master mode, the AIFnLRCLK signal is output at all times, including when none of the AIFn channels is enabled. Note that AIFnLRCLK is derived from AIFnBCLK, and an internal or external AIFnBCLK signal must be present to generate AIFnLRCLK.

The AIFnLRCLK signal can be inverted in Master or Slave modes using the AIFn_LRCLK_INV register.

Table 29 AIF1 Master / Slave Control

Table 30 AIF2 Master / Slave Control

AIF SIGNAL PATH ENABLE

The AIF1 interface supports up to 8 input (RX) channels and up to 8 output (TX) channels. Each of these channels can be enabled or disabled using the register bits defined in [Table 32.](#page-114-0)

The AIF2 interface supports up to 6 input (RX) channels and up to 6 output (TX) channels. Each of these channels can be enabled or disabled using the register bits defined in [Table 33.](#page-115-0)

The AIF3 interface supports up to 2 input (RX) channels and up to 2 output (TX) channels. Each of these channels can be enabled or disabled using the register bits defined in [Table 34.](#page-115-1)

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK may also be required, depending on the path configuration. See "[Clocking and Sample Rates](#page-164-0)" for details of the system clocks.

The audio interfaces can be re-configured whilst enabled, including changes to the LRCLK frame length and the channel timeslot configurations. Care is required to ensure that this 'on-the-fly' re-configuration does not cause corruption to the active signal paths. Wherever possible, it is recommended to disable all channels before changing the AIF configuration.

As noted in the applicable register descriptions, some of the AIF control fields are locked and cannot be updated whilst AIF channels are enabled; this is to ensure continuity of the respective BCLK and LRCLK signals.

The CS47L24 performs automatic checks to confirm that the SYSCLK and ASYNCCLK frequencies are high enough to support the commanded signal paths and processing functions. If an attempt is made to enable an AIF signal path, and there are insufficient SYSCLK or ASYNCCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error conditions can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose](#page-138-0) [Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

Table 32 AIF1 Signal Path Enable

Table 33 AIF2 Signal Path Enable

Table 34 AIF3 Signal Path Enable

AIF BCLK AND LRCLK CONTROL

The AIFnBCLK frequency is selected by the AIFn_BCLK_FREQ register. For each value of this register, the actual frequency depends upon whether AIFn is configured for a 48kHz-related sample rate or a 44.1kHz-related sample rate, as described below.

If AIFn RATE<1000 (see [Table 21\)](#page-84-0), then AIFn is referenced to the SYSCLK clocking domain and the applicable frequency depends upon the SAMPLE_RATE_1, SAMPLE_RATE_2 or SAMPLE_RATE_3 registers.

If AIFn_RATE≥1000, then AIFn is referenced to the ASYNCCLK clocking domain and the applicable frequency depends upon the ASYNC_SAMPLE_RATE_1 or ASYNC_SAMPLE_RATE_2 registers.

The selected AIFnBCLK rate must be less than or equal to SYSCLK/2, or ASYNCCLK/2, as applicable. See "[Clocking](#page-164-0) [and Sample Rates](#page-164-0)" for details of SYSCLK and ASYNCCLK domains, and the associated control registers.

The AIFnLRCLK frequency is controlled relative to AIFnBCLK by the AIFn_BCPF divider.

Note that the BCLK rate must be configured in Master or Slave modes, using the AIFn_BCLK_FREQ registers. The LRCLK rate(s) only require to be configured in Master mode.

Table 35 AIF1 BCLK and LRCLK Control

Table 36 AIF2 BCLK and LRCLK Control

Table 37 AIF3 BCLK and LRCLK Control

AIF DIGITAL AUDIO DATA CONTROL

The register bits controlling the audio data format, word lengths and slot configurations for AIF1, AIF2 and AIF3 are described i[n Table 38,](#page-121-0) [Table 39](#page-122-0) and [Table 40](#page-123-0) respectively.

Note that Left-Justified and DSP-B modes are valid in Master mode only (i.e., BCLK and LRCLK are outputs from the CS47L24).

The AIFn Slot Length is the number of BCLK cycles in one timeslot within the overall LRCLK frame. The Word Length is the number of valid data bits within each timeslot. (If the word length is less than the slot length, then there will be unused BCLK cycles at the end of each timeslot.) The AIFn word length and slot length is independently selectable for the input (RX) and output (TX) paths.

For each AIF input (RX) and AIF output (TX) channel, the position of the audio data sample within the LRCLK frame is configurable. The _SLOT registers define the timeslot position of the audio sample for the associated audio channel. Valid selections are Slot 0 upwards. The timeslots are numbered as illustrated i[n Figure 37](#page-107-0) through t[o Figure 40.](#page-108-1)

Note that, in DSP modes, the timeslots are ordered consecutively from the start of the LRCLK frame. In I2S and Left-Justified modes, the even-numbered timeslots are arranged in the first half of the LRCLK frame, and the odd-numbered timeslots are arranged in the second half of the frame.

Table 38 AIF1 Digital Audio Data Control

Table 39 AIF2 Digital Audio Data Control

Table 40 AIF3 Digital Audio Data Control

AIF TDM AND TRI-STATE CONTROL

The AIFn output pins are tri-stated when the AIFn_TRI register is set.

Under default conditions, the AIFnTXDAT output is held at logic 0 when the CS47L24 is not transmitting data (i.e., during timeslots that are not enabled for output by the CS47L24). When the AIFnTX_DAT_TRI register is set, the CS47L24 tristates the respective AIFnTXDAT pin when not transmitting data, allowing other devices to drive the AIFnTXDAT connection.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R ₁₂₈₁ (0501h) AIF1 Tx Pin Ctrl	5	AIF1TX DAT TR	0	AIF1TXDAT Tri-State Control $0 =$ Logic 0 during unused timeslots $1 = Tri-stated$ during unused timeslots
R1283 (0503h) AIF1 Rate Ctrl	6	AIF1 TRI	0	AIF1 Audio Interface Tri-State Control $0 = Normal$ 1 = AIF1 Outputs are tri-stated

Table 41 AIF1 TDM and Tri-State Control

Table 42 AIF2 TDM and Tri-State Control

Table 43 AIF3 TDM and Tri-State Control

AIF DIGITAL PULL-UP AND PULL-DOWN

The CS47L24 provides integrated pull-up and pull-down resistors on each of the AIFnLRCLK, AIFnBCLK and AIFnRXDAT pins. This provides a flexible capability for interfacing with other devices.

Each of the pull-up and pull-down resistors can be configured independently using the register bits described i[n Table 44,](#page-124-0) [Table 45 a](#page-125-0)nd [Table 46.](#page-126-0) When the pull-up and pull-down resistors are both enabled, the CS47L24 provides a 'bus keeper' function on the respective pin. The bus keeper function holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tri-stated).

Table 44 AIF1 Digital Pull-Up and Pull-Down Control

Table 45 AIF2 Digital Pull-Up and Pull-Down Control

Table 46 AIF3 Digital Pull-Up and Pull-Down Control

OUTPUT SIGNAL PATH

The CS47L24 provides two audio output signal paths. These outputs comprise a ground-referenced headphone driver and a differential speaker driver, as summarised in [Table 47.](#page-127-0)

SIGNAL PATH	DESCRIPTIONS	OUTPUT PINS
OUT1L, OUT1R	Ground-referenced headphone output	HPOUTL, HPOUTR
OUT4L	Differential speaker output	SPKOUTN, SPKOUTP

Table 47 Output Signal Path Summary

The analogue output paths incorporate high performance 24-bit sigma-delta DACs.

Under default conditions, the headphone drivers provide a stereo, single-ended output. A mono mode is also available, providing a differential (BTL) output. The ground-referenced headphone output paths incorporate a common mode feedback path for rejection of system-related noise. These outputs support direct connection to headphone loads, with no requirement for AC coupling capacitors.

The speaker output path is configured to drive a differential (BTL) output. The Class D design offers high efficiency at large signal levels. With a suitable choice of external speaker, the Class D output can drive a loudspeaker directly, without any additional filter components.

Digital volume control is available on all outputs, with programmable ramp control for smooth, glitch-free operation. A configurable noise gate function is available on each of the output signal paths. Any of the output signal paths may be selected as input to the Acoustic Echo Cancellation (AEC) loopback path.

The CS47L24 incorporates thermal protection functions, and also provides short-circuit detection on the Class D speaker and headphone output paths. For further details, refer to the "[Thermal Shutdown and Short Circuit Protection](#page-203-0)" section.

The CS47L24 output signal paths are illustrated in [Figure 44.](#page-127-1) Note that a phase inversion is present in the Class D output (OUT4L) path, as shown below.

The OUT2, OUT3, and OUT4R paths are not implemented on this device.

Figure 44 Output Signal Paths

OUTPUT SIGNAL PATH ENABLE

The output signal paths are enabled using the register bits described in [Table 48.](#page-128-0) The respective bit(s) must be enabled for analogue output on the respective output path(s).

The output signal paths are muted by default. It is recommended that de-selecting the mute should be the final step of the path enable control sequence. Similarly, the mute should be selected as the first step of the path disable control sequence. The output signal path mute functions are controlled using the register bits described in [Table 49.](#page-130-0)

The supply rails for the OUT1 outputs (HPOUTL and HPOUTR) are generated using an integrated dual-mode Charge Pump. The Charge Pump is enabled automatically by the CS47L24 when required by the output drivers. See the "[Charge](#page-200-0) [Pump, Regulators and Voltage Reference](#page-200-0)" section for further details.

The CS47L24 schedules a pop-suppressed control sequence to enable or disable the OUT1 and OUT4L signal paths. This is automatically managed in response to setting the respective HPx_ENA or SPKOUTL_ENA register bits. See "[Control Write Sequencer](#page-193-0)" for further details.

The headphone output (OUT1) enable control sequences are inputs to the Interrupt circuit, and can be used to trigger an Interrupt event when a sequence completes. See "[Interrupts](#page-153-0)" for further details.

The headphone output (OUT1) enable control sequences can also generate a GPIO output, providing an external indication of the sequence status. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK may also be required, depending on the path configuration. See "[Clocking and Sample Rates](#page-164-0)" for details of the system clocks.

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the output signal paths and associated DACs. If an attempt is made to enable an output signal path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error condition can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose](#page-138-0) [Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The status bits in Register R1025 and R1030 indicate the status of each of the output signal paths. If an Underclocked Error condition occurs, then these bits provide readback of which signal path(s) have been successfully enabled.

Table 48 Output Signal Path Enable

OUTPUT SIGNAL PATH SAMPLE RATE CONTROL

The output signal paths are derived from the respective output mixers within the CS47L24 digital core. The sample rate for the output signal paths is configured using the OUT_RATE register - see [Table 21](#page-84-0) within the "[Digital Core](#page-42-0)" section.

Note that sample rate conversion is required when routing the output signal paths to any signal chain that is asynchronous and/or configured for a different sample rate.

OUTPUT SIGNAL PATH DIGITAL VOLUME CONTROL

A digital volume control is provided on each of the output signal paths, providing -64dB to +31.5dB gain control in 0.5dB steps. An independent mute control is also provided for each output signal path.

Whenever the gain or mute setting is changed, the signal path gain is ramped up or down to the new settings at a programmable rate. For increasing gain (or un-mute), the rate is controlled by the OUT_VI_RAMP register. For decreasing gain (or mute), the rate is controlled by the OUT_VD_RAMP register. Note that the OUT_VI_RAMP and OUT_VD_RAMP registers should not be changed while a volume ramp is in progress.

The OUT_VU bits control the loading of the output signal path digital volume and mute controls. When OUT_VU is set to 0, the digital volume and mute settings will be loaded into the respective control register, but will not actually change the signal path gain. The digital volume and mute settings on all of the output signal paths are updated when a 1 is written to OUT VU. This makes it possible to update the gain of multiple signal paths simultaneously.

Note that, although the digital volume control registers provide 0.5dB steps, the internal circuits provide signal gain adjustment in 0.125dB steps. This allows a very high degree of gain control, and smooth volume ramping under all operating conditions.

The 0dBFS level of the OUT5 digital output path is not equal to the 0dBFS level of the CS47L24 digital core. The maximum digital output level is -6dBFS (see "[Electrical Characteristics](#page-11-0)"). Under 0dBFS gain conditions, a 0dBFS output from the digital core corresponds to a -6dBFS level in the PDM output.

The digital volume control register fields are described in [Table 49](#page-130-0) and [Table 50.](#page-131-0)

Table 49 Output Signal Path Digital Volume Control

CS47L24

Table 50 Output Signal Path Digital Volume Range

OUTPUT SIGNAL PATH DIGITAL VOLUME LIMIT

A digital limit control is provided on each of the output signal paths. Any signal which exceeds the applicable limit will be clipped at that level. The limit control is implemented in the digital domain, before the output path DACs.

For typical applications, a limit of 0dBFS is recommended. Caution is advised when selecting other limits, as the output signal may clip in the digital and/or analogue stages of the respective signal path(s)

Table 51 Output Signal Path Digital Limit Control

OUTnL_VOL_LIM[7:0], OUTnR_VOL_LIM[7:0]	LIMIT (dBFS)
00h to 73h	Reserved
74h	-6.0
75h	-5.5
76h	-5.0
77h	-4.5
78h	-4.0
79h	-3.5
7Ah	-3.0
7Bh	-2.5
7Ch	-2.0
7Dh	-1.5
7Eh	-1.0
7Fh	-0.5
80h	0.0
81h	$+0.5$
82h	$+1.0$
83h	$+1.5$
84h	$+2.0$
85h	$+2.5$
86h	$+3.0$
87h	$+3.5$
88h	$+4.0$
89h	$+4.5$
8Ah	$+5.0$
8Bh	$+5.5$
8Ch	$+6.0$
8Dh to FFh	Reserved

Table 52 Output Signal Path Digital Limit Range

OUTPUT SIGNAL PATH NOISE GATE CONTROL

The CS47L24 provides a digital noise gate function for each of the output signal paths. The noise gate ensures best noise performance when the signal path is idle. When the noise gate is enabled, and the applicable signal level is below the noise gate threshold, then the noise gate is activated, causing the signal path to be muted.

The noise gate function is enabled using the NGATE_ENA register, as described in [Table 53.](#page-134-0)

For each output path, the noise gate may be associated with one or more of the signal path threshold detection functions using the NGATE SRC register fields. When more than one signal threshold is selected, then the output path noise gate is only activated (i.e., muted) when all of the respective signal thresholds are satisfied.

For example, if the OUT1L noise gate is associated with the OUT1L and OUT1R signal paths, then the OUT1L signal path will only be muted if both the OUT1L and OUT1R signal levels are below the respective thresholds.

The noise gate threshold (the signal level below which the noise gate is activated) is set using NGATE_THR. Note that, for each output path, the noise gate threshold represents the signal level at the respective output pin(s) - the threshold is therefore independent of the digital volume register settings.

Note that, although there is only one noise gate threshold level (NGATE_THR), each of the output path noise gates may be activated independently, according to the respective signal content and the associated threshold configuration(s).

To prevent erroneous triggering, a time delay is applied before the gate is activated; the noise gate is only activated (i.e., muted) when the output levels are below the applicable signal level threshold(s) for longer than the noise gate 'hold time'. The 'hold time' is set using the NGATE_HOLD register.

When the noise gate is activated, the CS47L24 gradually attenuates the respective signal path at the rate set by the OUT_VD_RAMP register (see [Table 49\)](#page-130-0). When the noise gate is de-activated, the output volume increases at the rate

set by the OUT_VI_RAMP register.

Table 53 Output Signal Path Noise Gate Control

OUTPUT SIGNAL PATH AEC LOOPBACK

The CS47L24 incorporates loopback signal path, which is ideally suited as a reference for Acoustic Echo Cancellation (AEC) processing. Any of the output signal paths may be selected as the AEC loopback source.

When configured with suitable DSP firmware, the CS47L24 can provide an integrated AEC capability. The AEC loopback feature also enables convenient hook-up to an external device for implementing the required signal processing algorithms.

The AEC Loopback source is connected after the respective digital volume controls, as illustrated in [Figure 44.](#page-127-1) The AEC Loopback signal can be selected as input to any of the digital mixers within the CS47L24 digital core. The sample rate for the AEC Loopback path is configured using the OUT_RATE register - se[e Table 21](#page-84-0) within the "[Digital Core](#page-42-0)" section.

The AEC loopback function is enabled using the AEC_LOOPBACK_ENA register. The source signal for the Transmit Path AEC function is selected using the AEC_LOOPBACK_SRC register.

The CS47L24 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the AEC Loopback function. If an attempt is made to enable this function, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error condition can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose](#page-138-0) [Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The AEC_ENA_STS register indicates the status of the AEC Loopback function. If an Underclocked Error condition occurs, then this bit can provide indication of whether the AEC Loopback function has been successfully enabled.

Table 54 Output Signal Path AEC Loopback Control

ANALOGUE OUTPUTS

The headphone drivers can provide a mono differential (BTL) output; this is ideal for driving an earpiece or hearing aid coil. The mono differential (BTL) configuration is selected using the OUT1_MONO register bit.

When the OUT1_MONO bit is set, then the Right channel output is an inverted copy of the Left channel output signal; this creates a differential output between the OUT1L and OUT1R signal paths. The Left and Right channel output drivers must both be enabled in Mono mode; both channels should be enabled simultaneously using the register bits described i[n Table 48.](#page-128-0)

The mono (BTL) signal paths are illustrated in [Figure 44.](#page-127-1) Note that, in mono configuration, the effective gain of the signal path is increased by 6dB.

The OUT1L and OUT1R output signal paths are associated with the analogue outputs HPOUTL and HPOUTR respectively.

Table 55 Headphone Driver Mono Mode Control

The headphone driver outputs HPOUTL and HPOUTR are suitable for direct connection to external headphones and earpieces. The outputs are ground-referenced, eliminating any requirement for AC coupling capacitors.

The headphone outputs incorporate a common mode, or ground loop, feedback path which provides rejection of systemrelated ground noise. The feedback pin must be connected to ground for normal operation of the headphone outputs.

Note that the feedback pin should be connected to GND close to the respective headphone jack, as illustrated in [Figure](#page-137-0) [45.](#page-137-0) In mono (differential) mode, the feedback pin should be connected to the ground plane that is physically closest to the respective output PCB tracks.

The ground feedback path for HPOUTL and HPOUTR is provided via the HPOUTFB pin.

The speaker driver outputs SPKOUTP and SPKOUTN provide differential (BTL) outputs suitable for direct connection to an external loudspeaker. The integrated Class D speaker driver provides high efficiency at large signal levels.

The speaker driver signal paths incorporate a boost function which shifts the signal levels between the AVDD and SPKVDD voltage domains. The boost is pre-configured (+12dB) for the recommended AVDD and SPKVDD operating voltages (see "[Recommended Operating Conditions](#page-10-0)").

Ultra-low leakage and high PSRR allow the speaker supply SPKVDD to be connected directly to a lithium battery.

Note that SYSCLK must be present and enabled when using the Class D speaker output; see "[Clocking and Sample](#page-164-0) [Rates](#page-164-0)" for details of SYSCLK and the associated register control fields.

The OUT4L output signal path is associated with the analogue outputs SPKOUTP and SPKOUTN.

The Class D speaker output is a pulse width modulated signal, and requires external filtering in order to recreate the audio signal. With a suitable choice of external speakers, the speakers themselves can provide the necessary filtering. See "[Applications Information](#page-240-0)" for further information on Class D speaker connections.

The external headphone and speaker connections are illustrated in [Figure 45.](#page-137-0) Note that it is assumed that suitable speakers are chosen to provide the PWM filtering.

Figure 45 Headphone and Speaker Connections

GENERAL PURPOSE INPUT / OUTPUT

The CS47L24 provides a number of GPIO functions to enable interfacing and detection of external hardware and to provide logic outputs to other devices. The GPIO input functions can be used to generate an Interrupt (IRQ) event. The GPIO and Interrupt circuits support the following functions:

- **Logic input / Button detect / Write Sequencer trigger (GPIO input)**
- Logic '1' and logic '0' output (GPIO output)
- Interrupt (IRQ) status output
- DSP Status Flag (DSP IRQn) and RAM status output
- Clock output
- Frequency Locked Loop (FLL) status output
- Frequency Locked Loop (FLL) Clock output
- Pulse Width Modulation (PWM) Signal output
- **Headphone Enable status output**
- **Boot Sequence status output**
- Asynchronous Sample Rate Converter (ASRC) Lock status and Configuration Error output
- Isochronous Sample Rate Converter (ISRC) Configuration Error output
- Over-Temperature, Short Circuit Protection, and Speaker Shutdown status output
- **•** Dynamic Range Control (DRC) status output
- **EXECONTROL Write Sequencer status output**
- Control Interface Error status output
- Clocking Error status output

GPIO CONTROL

For each GPIO, the selected function is determined by the GP*n*_FN field, where n identifies the GPIO pin (1 or 2). The pin direction, set by GP*n*_DIR, must be set according to function selected by GP*n*_FN.

When a pin is configured as a GPIO input (GPn DIR = 1, GPn FN = 01h), the logic level at the pin can be read from the respective GP*n*_LVL bit. Note that GP*n*_LVL is not affected by the GP*n*_POL bit.

A de-bounce circuit can be enabled on any GPIO input, to avoid false event triggers. This is enabled on each pin by setting the respective GPn DB bit. The de-bounce circuit uses the 32kHz clock, which must be enabled whenever input de-bounce functions are required. The de-bounce time is configurable using the GP_DBTIME register. See "[Clocking and](#page-164-0) [Sample Rates](#page-164-0)" for further details of the CS47L24 clocking configuration.

Each of the GPIO pins is an input to the Interrupt control circuit and can be used to trigger an Interrupt event. An interrupt event is triggered on the rising and falling edges of the GPIO input. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

Integrated pull-up and pull-down resistors are provided on each of the GPIO pins; these can be configured independently using the GPn_PU and GPn_PD fields. Note that, if GPn_PU and GPn_PD are both set for any GPIO pin, then the pullup and pull-down will be disabled.

When a pin is configured as a GPIO output (GP_{n_DIR} = 0, GP_{n_FN} = 01h), its level can be set to logic 0 or logic 1 using the GP*n*_LVL field. Note that the GP*n*_LVL registers are 'write only' when the respective GPIO pin is configured as an output.

When a pin is configured as an output (GP*n*_DIR = 0), the polarity can be inverted using the GP*n*_POL bit. When GPn POL = 1, then the selected output function is inverted. In the case of Logic Level output (GPn FN = 01h), the external output will be the opposite logic level to GP*n*_LVL when GP*n*_POL = 1.

A GPIO output can be either CMOS driven or Open Drain. This is selected on each pin using the respective GP*n*_OP_CFG bit.

The register fields that control the GPIO pins are described in [Table 56.](#page-140-0)

Table 56 GPIO Control

GPIO FUNCTION SELECT

The available GPIO functions for GPIO pins 1 and 2 are described i[n Table 57.](#page-144-0)

The function of each GPIO is set using the GP*n*_FN register, where n identifies the GPIO pin (1 or 2). Note that the respective GP*n*_DIR must also be set according to whether the function is an input or output.

CS47L24

Table 57 GPIO Function Select (GPIO1, GPIO2)

BUTTON DETECT / WRITE SEQUENCER TRIGGER (GPIO INPUT)

GP*n*_FN = 01h.

Button detect functionality can be selected on a GPIO pin by setting the respective GPIO registers as described in "[GPIO](#page-139-0) [Control](#page-139-0)". The same functionality can be used to support a Jack Detect input function.

It is recommended to enable the GPIO input de-bounce feature when using GPIOs as button input or Jack Detect input.

The GP_n LVL fields may be read to determine the logic levels on a GPIO input, after the selectable de-bounce controls. Note that GP*n*_LVL is not affected by the GP*n*_POL bit.

The de-bounced GPIO signals can also be used to trigger the Control Write Sequencer; user-defined control sequences may be associated with either the rising or falling edges of a GPIO input. See "[Control Write Sequencer](#page-193-0)" for further details.

The de-bounced GPIO signals are also inputs to the Interrupt control circuit. An interrupt event is triggered on the rising and falling edges of the GPIO input. The associated interrupt bits are latched once set; it can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

LOGIC '1' AND LOGIC '0' OUTPUT (GPIO OUTPUT)

 G *P_n* $FN = 01h$.

The CS47L24 can be programmed to drive a logic high or logic low level on a GPIO pin by selecting the "GPIO Output" function as described in "[GPIO Control](#page-139-0)".

The output logic level is selected using the respective GP*n*_LVL bit. Note that the GP*n*_LVL registers are 'write only' when the respective GPIO pin is configured as an output.

The polarity of the GPIO output can be inverted using the GPn POL registers. If GPn POL=1, then the external output will be the opposite logic level to GP*n*_LVL.

INTERRUPT (IRQ) STATUS OUTPUT

GP*n*_FN = 02h, 03h.

The CS47L24 has an Interrupt Controller which can be used to indicate when any selected Interrupt events occur. An interrupt can be generated by any of the events described throughout the GPIO function definition above. Individual interrupts may be masked in order to configure the Interrupt as required. See "[Interrupts](#page-153-0)" for further details.

The Interrupt Controller supports two separate Interrupt Request (IRQ) outputs. The IRQ1 or IRQ2 status may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

Note that the IRQ1 status is output on the IRQ pin at all times.

DSP STATUS FLAG (DSP IRQN) OUTPUT

GP*n*_FN = 35h, 36h, 37h, 38h, 39h, 3A, 3Bh, 3Ch, 46h, 47h.

The CS47L24 supports up to eight DSP Status flags as outputs from the DSP blocks. These are configurable within the DSP to provide external indication of the required function(s). Status flags indicating the DSPn RAM status (where 'n' is 1 or 2) are also supported. See "[Digital Core](#page-42-0)" for more details of the DSP blocks.

The DSP Status and DSP RAM Ready flags may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)". The DSP Status and DSP RAM Ready outputs are described in [Table 58.](#page-145-0)

The DSP Status flags are inputs to the Interrupt Controller circuit. An interrupt event is triggered on the rising edge of the DSP Status (DSP_IRQn) flags or DSP RAM Ready flags. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

Table 58 DSP Status and RAM Ready Indications

OPCLK AND OPCLK_ASYNC CLOCK OUTPUT

GP*n*_FN = 04h, 3Dh.

A clock output (OPCLK) derived from SYSCLK can be output on a GPIO pin. The OPCLK frequency is controlled by OPCLK_DIV and OPCLK_SEL. The OPCLK output is enabled using the OPCLK_ENA register, as described in [Table 59.](#page-146-0)

A clock output (OPCLK ASYNC) derived from ASYNCCLK can be output on a GPIO pin. The OPCLK ASYNC frequency is controlled by OPCLK_ASYNC_DIV and OPCLK_ASYNC_SEL. The OPCLK_ASYNC output is enabled using the OPCLK ASYNC_ENA register

It is recommended to disable the clock output (OPCLK_ENA=0 or OPCLK_ASYNC_ENA=0) before making any change to the respective OPCLK_DIV, OPCLK_SEL, OPCLK_ASYNC_DIV or OPCLK_ASYNC_SEL registers.

The OPCLK or OPCLK_ASYNC Clock outputs can be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

Note that the OPCLK source frequency cannot be higher than the SYSCLK frequency. The OPCLK_ASYNC source frequency cannot be higher than the ASYNCCLK frequency. The maximum output frequency supported for GPIO output is noted in the "[Electrical Characteristics](#page-11-0)".

See "[Clocking and Sample Rates](#page-164-0)" for more details of the system clocks (SYSCLK and ASYNCCLK).

Table 59 OPCLK and OPCLK_ASYNC Control

CIRRUS LOGIC®

FREQUENCY LOCKED LOOP (FLL) STATUS OUTPUT

GP*n*_FN = 0Ch, 0Dh, 0Fh, 10h.

The CS47L24 supports FLL status flags, which may be used to control other events. See "[Clocking and Sample Rates](#page-164-0)" for more details of the FLL.

The 'FLL Clock OK' signals indicate that the respective FLL has started up and is providing an output clock. The 'FLL Lock' signals indicate whether FLL Lock has been achieved.

The FLL Clock OK and FLL Lock signals may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

The FLL Clock OK and FLL Lock signals are inputs to the Interrupt Controller circuit. An interrupt event is triggered on the rising and falling edges of these signals. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

FREQUENCY LOCKED LOOP (FLL) CLOCK OUTPUT

GP*n*_FN = 05h, 06h.

Clock outputs derived from the FLLs may be output on a GPIO pin. The GPIO output from each FLLn (where 'n' is 1 or 2) is controlled by the respective FLLn GPCLK_DIV and FLLn GPCLK_ENA registers, as described i[n Table 60.](#page-147-0)

It is recommended to disable the clock output (FLLn GPCLK ENA=0) before making any change to the respective FLLn_GPCLK_DIV register.

Note that the FLLn_GPCLK_DIV and FLLn_GPCLK_ENA registers affect the GPIO outputs only; they do not affect the FLL frequency. The maximum output frequency supported for GPIO output is noted in the "[Electrical Characteristics](#page-11-0)".

The Frequency Locked Loop (FLL) Clock outputs may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

See "[Clocking and Sample Rates](#page-164-0)" for more details of the CS47L24 system clocking and for details of how to configure the FLLs.

Table 60 FLL Clock Output Control

PULSE WIDTH MODULATION (PWM) SIGNAL OUTPUT

GP*n*_FN = 08h, 09h.

The CS47L24 incorporates two Pulse Width Modulation (PWM) signal generators which can be enabled as GPIO outputs. The duty cycle of each PWM signal can be modulated by an audio source, or can be set to a fixed value using a control register setting.

The Pulse Width Modulation (PWM) outputs may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

See "[Digital Core](#page-42-0)" for details of how to configure the PWM signal generators.

Note that the PWM output should always be disabled (PWMn_ENA=0, as described in [Table 20\)](#page-78-0) whenever the system clock, SYSCLK, is disabled. Failure to do this may result in a persistent logic '1' DC output from the PWM generator. See "[Clocking and Sample Rates](#page-164-0)" for details of system clocking and the associated control requirements.

HEADPHONE ENABLE STATUS OUTPUT

GP*n*_FN = 2Fh, 30h.

Whenever a headphone output path is enabled or disabled, a pop-suppression control sequence is triggered. Status outputs indicating the progress of these sequences are provided. Note that this provides See "[Output Signal Path](#page-127-0)" for details of the Output Enable functions.

A logic signal from the Headphone Enable control functions may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)". This logic signal is set high for a short pulse duration (approx. 100ns) whenever the respective control sequence has completed. The headphone control sequence status outputs are described i[n Table 61.](#page-148-0)

The Headphone Enable control sequences also provide inputs to the Interrupt control circuit. An interrupt event is triggered on completion of the respective control sequence. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

Table 61 Headphone Enable Status Indications

BOOT DONE STATUS OUTPUT

GP*n*_FN = 44h.

The CS47L24 executes a user-configurable Boot Sequence following Power-On Reset (POR), Hardware Reset, or Software Reset. Control register writes should not be attempted while the Boot Sequence is running.

For details of the Boot Sequence, see "[Control Write Sequencer](#page-193-0)".

The BOOT_DONE_STS register bit (see [Table 92\)](#page-205-0) indicates the status of the Boot Sequence. (When BOOT_DONE_STS=1, then the Boot Sequence is complete.)

A logic signal from the Boot Sequence function may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)". This logic signal is set high for a short pulse duration (approx. 100ns) when the Boot Sequence has completed. To output this signal, the Boot Sequence must be programmed to configure a GPIO pin for this function. Note that, under default register conditions, completion of the Boot Sequence is indicated via the Interrupt circuit.

The BOOT_DONE_STS signal is also an input to the Interrupt Controller circuit. An interrupt event is triggered on the rising edge of this signal. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

ASYNCHRONOUS SAMPLE RATE CONVERTER (ASRC) LOCK STATUS OUTPUT

GP*n*_FN = 1Ah, 1Bh.

The CS47L24 maintains a flag indicating the lock status of the Asynchronous Sample Rate Converters (ASRCs), which may be used to control other events if required. See "[Digital Core](#page-42-0)" for more details of the ASRCs.

The ASRC Lock signals may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

The ASRC Lock signals are inputs to the Interrupt control circuit. An interrupt event is triggered on the rising and falling edges of the ASRC Lock signals. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

ASYNCHRONOUS SAMPLE RATE CONVERTER (ASRC) CONFIGURATION ERROR STATUS OUTPUT

 $G Pn$ $FN = 1Ch$.

The CS47L24 performs automatic checks to confirm that the ASRCs are configured with valid settings. Invalid settings include conditions where one of the associated sample rates is higher than 48kHz. If an invalid ASRC configuration is detected, this can be indicated using the GPIO and/or Interrupt functions.

The ASRC Configuration Error signal may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

The ASRC Configuration Error signal is an input to the Interrupt Controller circuit. An interrupt event is triggered on the rising edge of the ASRC Configuration Error signal. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

ISOCHRONOUS SAMPLE RATE CONVERTER (ISRC) CONFIGURATION ERROR STATUS OUTPUT

GPn $FN = 4Dh$, 4Eh, 4Fh.

The CS47L24 performs automatic checks to confirm that the ISRCs are configured with valid settings. Invalid settings include conditions where an invalid combination of sample rates is configured. If an invalid ISRC configuration is detected, this can be indicated using the GPIO and/or Interrupt functions.

The ISRC Configuration Error signal may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

The ISRC Configuration Error signals are inputs to the Interrupt Controller circuit. An interrupt event is triggered on the rising edge of the ISRC Configuration Error signals. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

OVER-TEMPERATURE, SHORT CIRCUIT PROTECTION, AND SPEAKER SHUTDOWN STATUS OUTPUT

GP*n*_FN = 2Bh, 2Ch, 53h, 54h, 55h, 56h, 5Fh, 61h.

The CS47L24 incorporates a temperature sensor which detects when the device temperature is within normal limits or if the device is approaching a hazardous temperature condition.

The temperature status may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)". A GPIO pin can be used to indicate either an Overheat Warning Temperature event or an Overheat Shutdown Temperature event.

The CS47L24 provides short circuit protection on the Class D speaker outputs, and on each of the headphone output paths.

The status of each of the short circuit detection circuits may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

Note that two short circuit indications are implemented for each headphone output channel (relating to detection in the positive and negative output voltage regions respectively); if either of these indications is asserted, then a short circuit condition exists in the respective output path.

If the Overheat Shutdown Temperature is exceeded, or if a short circuit is detected on the Class D speaker outputs, then the Class D speaker outputs will automatically be disabled in order to protect the device. When the speaker driver shutdown is complete, the Speaker Shutdown signal will be asserted. The speaker driver shutdown status can also be output directly on a GPIO pin.

The Overtemperature, Short Circuit protection, and Speaker Shutdown status flags are inputs to the Interrupt control

circuit. An interrupt event may be triggered on the applicable edges of these signals. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

DYNAMIC RANGE CONTROL (DRC) STATUS OUTPUT

GP*n*_FN = 1Dh, 1Eh, 1Fh, 20h, 21h, 22h, 23h, 24h, 25h, 26h.

The Dynamic Range Control (DRC) circuits provide status outputs, which may be used to control other events if required.

The DRC status flags may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)". The DRC status outputs are described i[n Table 62.](#page-150-0)

See "[Digital Core](#page-42-0)" for more details of the DRC.

Table 62 Dynamic Range Control (DRC) Status Indications

CONTROL WRITE SEQUENCER STATUS OUTPUT

GP*n*_FN = 15h.

The CS47L24 Control Write Sequencer (WSEQ) can be used to execute a sequence of register write operations in response to a simple trigger event. See "[Control Write Sequencer](#page-193-0)" for details of the Control Write Sequencer.

The WSEQ_BUSY register bit (see [Table 86\)](#page-197-0) indicates the status of the Control Write Sequencer. When WSEQ_BUSY=1, this indicates that one or more Write Sequence operations are in progress or are queued for sequential execution.

A logic signal from the Write Sequencer function may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)". This logic signal is set high for a short pulse duration (approx. 100ns) whenever the Write Sequencer has completed all scheduled sequences, and there are no more pending operations

The Write Sequencer status is an input to the Interrupt control circuit. An interrupt event is triggered on completion of a Control Sequence. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

CONTROL INTERFACE ERROR STATUS OUTPUT

GP*n*_FN = 16h.

The CS47L24 is controlled by writing to registers through a 4-wire (SPI) serial control interface, as described in the "[Control Interface](#page-191-0)" section.

The CS47L24 performs automatic checks to confirm if a register access is successful. Register access will be unsuccessful if an invalid register address is selected. Read/write access to the DSP firmware memory will be unsuccessful if the associated clocking is not enabled. If an invalid or unsuccessful register operation is attempted, this can be indicated using the GPIO and/or Interrupt functions.

The Control Interface Error signal may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

The Control Interface Error signal is an input to the Interrupt Controller circuit. An interrupt event is triggered on the rising edge of the Control Interface Error signal. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

SYSTEM CLOCKS ENABLE STATUS OUTPUT

GP*n*_FN = 4Bh, 4Ch.

The CS47L24 requires a system clock (SYSCLK) for its internal functions and to support the input/output signal paths. The CS47L24 can support two independent clock domains, with selected functions referenced to the ASYNCCLK clock domain. See "[Clocking and Sample Rates](#page-164-0)" for details of these clocks.

The SYSCLK_ENA and ASYNC_CLK_ENA registers (see [Table 69\)](#page-174-0) control the SYSCLK and ASYNCCLK signals respectively. When '0' is written to these registers, the host processor must wait until the CS47L24 has shut down the associated functions before issuing any other register write commands.

The SYSCLK Enable and ASYNCCLK Enable status may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)".

The SYSCLK Enable and ASYNCCLK Enable signals are inputs to the Interrupt Controller circuit. An interrupt event is triggered when the respective clock functions have been shut down. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

CLOCKING ERROR STATUS OUTPUT

GP*n*_FN = 0Ah, 0Bh, 27h, 2Dh, 2Eh.

The CS47L24 performs automatic checks to confirm that the system clocks are correctly configured according to the commanded functionality. An invalid configuration is one where there are insufficient clock cycles to support the digital processing required by the commanded signal paths.

An Underclocked Error condition is where there are insufficient clock cycles for the requested functionality, and increasing the SYSCLK or ASYNCCLK frequency (as applicable) should allow the selected configuration to be supported.

An Overclocked Error condition is where the requested functionality cannot be supported, as the clocking requirements of the requested configuration exceed the device limits.

The system clocks (SYSCLK and, where applicable, ASYNCCLK) must be enabled before any signal path is enabled. If an attempt is made to enable a signal path, and there are insufficient clock cycles to support that path, then the attempt will be unsuccessful. Note that any signal paths that are already active will not be affected under these circumstances.

The Clocking Error signals may be output directly on a GPIO pin by setting the respective GPIO registers as described in "[GPIO Control](#page-139-0)". The Clocking Error conditions are described in [Table 63.](#page-152-0)

The Clocking Error signals are inputs to the Interrupt Controller circuit. An interrupt event is triggered on the rising and falling edges of the Clocking Error signals. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See "[Interrupts](#page-153-0)" for more details of the Interrupt event handling.

Table 63 Clocking Error Status Indications

INTERRUPTS

The Interrupt Controller has multiple inputs. These include the GPIO input pins, DSP_IRQn flags, FLL / ASRC Lock detection, and Clocking configuration error indications. (See [Table 64,](#page-157-0) [Table 65](#page-159-0) and [Table 66](#page-163-0) for a full definition of the Interrupt Controller inputs.) Any combination of these inputs can be used to trigger an Interrupt Request (IRQ) event.

The Interrupt Controller supports two sets of interrupt registers. This allows two separate Interrupt Request (IRQ) outputs to be generated, and for each IRQ to report a different set of input or status conditions.

For each Interrupt Request (IRQ1 and IRQ2) output, there is an Interrupt register field associated with each of the interrupt inputs. These fields are asserted whenever a logic edge is detected on the respective input. Some inputs are triggered on rising edges only; some are triggered on both edges. The Interrupt register fields for IRQ1 are described in [Table 64.](#page-157-0) The Interrupt register fields for IRQ2 are described in [Table 65.](#page-159-0) The Interrupt flags can be polled at any time, or else in response to the Interrupt Request (IRQ) output being signalled via the IRQ pin or a GPIO pin.

All of the Interrupts are edge-triggered, as noted above. Many of these are triggered on both the rising and falling edges and, therefore, the Interrupt registers cannot indicate which edge has been detected. The "Raw Status" fields described in [Table 66](#page-163-0) provide readback of the current value of the corresponding inputs to the Interrupt Controller. Note that the status of any GPIO inputs can be read using the GPn_LVL registers, as described in [Table 56.](#page-140-0)

The UNDERCLOCKED STS and OVERCLOCKED_STS registers represent the logical 'OR' of status flags from multiple sub-systems. The status bits in registers R3364 to R3366 (see [Table 66\)](#page-163-0) provide readback of these lower-level signals. See "[Clocking and Sample Rates](#page-164-0)" for a description of the Underclocked and Overclocked Error conditions.

Individual mask bits can enable or disable different functions from the Interrupt controller. The mask bits are described in [Table 64](#page-157-0) (for IRQ1) and [Table 65](#page-159-0) (for IRQ2). Note that a masked interrupt input will not assert the corresponding interrupt register field, and will not cause the associated Interrupt Request (IRQ) output to be asserted.

The Interrupt Request (IRQ) outputs represent the logical 'OR' of the associated interrupt registers. (IRQ1 is derived from the _EINT1 registers; IRQ2 is derived from the _EINT2 registers). The Interrupt register fields are latching fields and, once they are set, they are not reset until a '1' is written to the respective register bit(s). The Interrupt Request (IRQ) outputs are not reset until each of the associated interrupts has been reset.

A de-bounce circuit can be enabled on any GPIO input, to avoid false event triggers. This is enabled on each pin using the register bits described in [Table 56.](#page-140-0) The GPIO de-bounce circuit uses the 32kHz clock, which must be enabled whenever the GPIO de-bounce function is required.

A de-bounce circuit is always enabled on the FLL status inputs; either the 32kHz clock, or the SYSCLK signal, must be enabled to trigger an Interrupt from the FLL status inputs. Note that the "Raw Status" fields (described in [Table 66\)](#page-163-0), are valid without clocking, and can be used to provide FLL status readback when system clocks are not available.

The IRQ outputs can be globally masked using the IM_IRQ1 and IM_IRQ2 register bits. When not masked, the IRQ status can be read from IRQ1_STS and IRQ2_STS for the respective IRQ outputs.

The IRQ1 output is provided externally on the IRQ pin. Under default conditions, this output is 'Active Low'. The polarity can be inverted using the IRQ_POL register. The IRQ output can be either CMOS driven or Open Drain; this is selected using the IRQ_OP_CFG register.

The IRQ2 status can be used to trigger DSP firmware execution - see "[DSP Firmware Control](#page-94-0)". This allows the DSP firmware execution to be linked to external events (e.g., GPIO input), or to any of the status conditions flagged by the Interrupt registers.

The IRQ1 and IRQ2 signals may be output on a GPIO pin - see "[General Purpose Input / Output](#page-138-0)".

The CS47L24 Interrupt Controller circuit is illustrated in [Figure 46.](#page-154-0) (Note that not all interrupt inputs are shown.) The associated control fields are described i[n Table 64,](#page-157-0) [Table 65](#page-159-0) and [Table 66.](#page-163-0)

Note that, under default register conditions, the 'Boot Done' status is the only un-masked interrupt source; a falling edge on the IRQ pin will indicate completion of the Boot Sequence.

Figure 46 Interrupt Controller

Table 64 Interrupt 1 Control Registers

Table 65 Interrupt 2 Control Registers

CS47L24

and the control of the

Table 66 Interrupt Status

CLOCKING AND SAMPLE RATES

The CS47L24 requires a clock reference for its internal functions and also for the input (DMIC) paths, output (DAC) paths and digital audio interfaces. Under typical clocking configurations, all commonly-used audio sample rates can be derived directly from the external reference; for additional flexibility, the CS47L24 incorporates two Frequency Locked Loop (FLL) circuits to perform frequency conversion and filtering.

External clock signals may be connected via MCLK1 and MCLK2. In AIF Slave modes, the BCLK signals may be used as a reference for the system clocks. To avoid audible glitches, all clock configurations must be set up before enabling playback.

SYSTEM CLOCKING

The CS47L24 supports two independent clock domains, referenced to the SYSCLK and ASYNCCLK system clocks respectively.

Up to five different sample rates may be independently selected for specific audio interfaces and other input/output signal paths. Each selected sample rate must be synchronised either to SYSCLK or to ASYNCCLK, as described later.

The two system clocks are independent (i.e., not synchronised). Stereo full-duplex sample rate conversion is supported, allowing asynchronous audio data to be mixed and to be routed between independent interfaces. See "[Digital Core](#page-42-0)" for further details.

Each subsystem within the CS47L24 digital core is clocked at a dynamically-controlled rate, limited by the SYSCLK (or ASYNCCLK) frequency, as applicable. For maximum signal mixing and processing capacity, it is recommended that the highest possible SYSCLK and ASYNCCLK frequencies are configured.

SAMPLE RATE CONTROL

The CS47L24 supports two independent clock domains, referenced to SYSCLK and ASYNCCLK respectively.

Different sample rates may be selected for each of the audio interfaces (AIF1, AIF2, AIF3), and for the input (DMIC) and output (DAC) paths. Each of these must be referenced either to SYSCLK or to ASYNCCLK.

The CS47L24 can support a maximum of five different sample rates at any time. The supported sample rates range from 8kHz to 192kHz.

Up to three different sample rates can be selected using the SAMPLE_RATE_1, SAMPLE_RATE_2 and SAMPLE_RATE_3 registers. These must each be numerically related to each other and to the SYSCLK frequency (further details of these requirements are provided in [Table 67 a](#page-166-0)nd the accompanying text).

The remaining two sample rates can be selected using the ASYNC_SAMPLE_RATE_1 and ASYNC_SAMPLE_RATE_2 registers. These sample rates must be numerically related to each other and to the ASYNCCLK frequency (further details of these requirements are provided in [Table 68](#page-167-0) and the accompanying text),

Each of the audio interfaces, input paths and output paths is associated with one of the sample rates selected by the SAMPLE_RATE_n or ASYNC_SAMPLE_RATE_n registers.

Note that if any two interfaces are operating at the same sample rate, but are not synchronised, then one of these must be referenced to the ASYNCCLK domain, and the other to the SYSCLK domain.

Note that, when any of the SAMPLE_RATE_n or ASYNC_SAMPLE_RATE_n registers is written to, the activation of the new setting is automatically synchronised by the CS47L24 to ensure continuity of all active signal paths. The SAMPLE_RATE_n_STS and ASYNC_SAMPLE_RATE_n_STS registers provide readback of the sample rate selections that have been implemented.

There are some restrictions to be observed regarding the sample rate control configuration, as noted below:

- The input (Digital Microphone) and output (DAC) signal paths must always be associated with the SYSCLK clocking domain.
- All external clock references (MCLK input or Slave mode AIF input) must be within 1% of the applicable register setting(s).
- The input (Digital Microphone) sample rate is valid from 8kHz to 192kHz. If 768kHz DMIC clock rate is selected, then the supported sample rate is valid from 8kHz to 16kHz only.
- The Effects (EQ, DRC, LHPF) sample rate is valid from 8kHz to 192kHz. When the DRC is enabled, the maximum sample rate for these functions is 96kHz.
- The Asynchronous Sample Rate Converter (ASRC) supports sample rates 8kHz to 48kHz. The associated SYSCLK and ASYNCLK sample rates must both be 8kHz to 48kHz.
- The Isochronous Sample Rate Converters (ISRCs) support sample rates 8kHz to 192kHz. For each ISRC, the higher sample rate must be an integer multiple of the lower rate.

AUTOMATIC SAMPLE RATE DETECTION

The CS47L24 supports automatic sample rate detection on the digital audio interfaces (AIF1, AIF2 and AIF3). Note that this is only possible when the respective interface is operating in Slave mode (i.e., when LRCLK and BCLK are inputs to the CS47L24).

Automatic sample rate detection is enabled using the RATE_EST_ENA register bit. The LRCLK input pin selected for sample rate detection is set using the LRCLK_SRC register.

Up to four audio sample rates can be configured for automatic detection; these sample rates are selected using the SAMPLE_RATE_DETECT_n registers. Note that the function will only detect sample rates that match one of the SAMPLE_RATE_DETECT_n registers.

If one of the selected audio sample rates is detected on the selected LRCLK input, then a Control Write Sequence will be triggered. A unique sequence of actions may be programmed for each of the detected sample rates. Note that the applicable control sequences must be programmed by the user for each detection outcome. See "[Control Write](#page-193-0) [Sequencer](#page-193-0)" for further details.

The TRIG_ON_STARTUP register controls whether the sample rate detection circuit responds to the initial detection of the applicable interface (i.e., when the AIFn interface starts up).

When TRIG_ON_STARTUP=0, then the detection circuit will only respond (i.e., trigger the Control Write Sequencer) to a change in the detected sample rate - the initial sample rate detection will be ignored. (Note that the 'initial sample rate detection' is the first detection of a sample rate that matches one of the SAMPLE_RATE_DETECT_n registers.)

When TRIG_ON_STARTUP=1, then the detection circuit will trigger the Control Write Sequencer whenever a selected sample rate is detected, including when the AIF interface starts up, or when the sample rate detection is first enabled.

As described above, setting TRIG ON STARTUP=0 is designed to inhibit any response to the initial detection of a sample rate that matches one of the SAMPLE_RATE_DETECT_n registers. Note that, if the LRCLK_SRC setting is changed, or if the detection function is disabled and re-enabled, then a subsequent detection of a matching sample rate may trigger the Control Write Sequencer, regardless of the TRIG ON STARTUP setting.

There are some restrictions to be observed regarding the automatic sample rate detection, as noted below:

- The same sample rate must not be selected on more than one of the SAMPLE_RATE_DETECT_n registers.
- Sample rates 192kHz and 176.4kHz must not be selected concurrently.
- Sample rates 96kHz and 88.2kHz must not be selected concurrently.

The control registers associated with the automatic sample rate detection function are described in [Table 69.](#page-174-0)

SYSCLK AND ASYNCCLK CONTROL

The SYSCLK and ASYNCCLK clocks may be provided directly from external inputs (MCLK, or slave mode BCLK inputs). Alternatively, the SYSCLK and ASYNCCLK clocks can be derived using the integrated FLL(s), with MCLK, BCLK or LRCLK as a reference.

The required SYSCLK frequency is dependent on the SAMPLE_RATE_n registers. [Table 67](#page-166-0) illustrates the valid SYSCLK frequencies for every supported sample rate.

The SYSCLK FREQ and SYSCLK FRAC registers are used to identify the applicable SYSCLK frequency. It is recommended that the highest possible SYSCLK frequency is selected.

The chosen SYSCLK frequency must be valid for all of the SAMPLE_RATE_n registers. It follows that all of the SAMPLE_RATE_n registers must select numerically-related values, i.e., all from the same cell as represented in Table [67.](#page-166-0)

Table 67 SYSCLK Frequency Selection

group in the two lists above.

The required ASYNCCLK frequency is dependent on the ASYNC_SAMPLE_RATE_n registers. [Table 68](#page-167-0) illustrates the valid ASYNCCLK frequencies for every supported sample rate.

The ASYNC_CLK_FREQ register is used to identify the applicable ASYNCCLK frequency. It is recommended that the highest possible ASYNCCLK frequency is selected.

Note that, if all the sample rates in the system are synchronised to SYSCLK, then the ASYNCCLK may not be required at all. In this case, the ASYNCCLK should be disabled (see [Table 69\)](#page-174-0), and the associated register values are not important.

Table 68 ASYNCCLK Frequency Selection

The CS47L24 supports automatic clocking configuration. The programmable dividers associated with the DMICs, DACs and DSP functions are configured automatically, with values determined from the SYSCLK FREQ, SAMPLE_RATE_n, ASYNC_CLK_FREQ and ASYNC_SAMPLE_RATE_n fields.

Note that the digital audio interface (AIF) clocking rates must be configured separately.

The sample rates of each AIF, the input (DMIC) paths, output (DAC) paths and DSP functions are selected as described in the respective sections. Stereo full-duplex sample rate conversion is supported in multiple configurations to allow digital audio to be routed between interfaces and for asynchronous audio data to be mixed. See "[Digital Core](#page-42-0)" for further details.

The SYSCLK_SRC register is used to select the SYSCLK source, as described i[n Table 69.](#page-174-0) The source may be MCLKn, AIFnBCLK or FLLn. If one of the Frequency Locked Loop (FLL) circuits is selected as the source, then the relevant FLL must be enabled and configured, as described later.

The SYSCLK_FREQ and SYSCLK_FRAC registers are set according to the frequency of the selected SYSCLK source.

The SYSCLK-referenced circuits within the digital core are clocked at a dynamically-controlled rate, limited by the SYSCLK frequency itself. For maximum signal mixing and processing capacity, it is recommended that the highest possible SYSCLK frequency is configured.

The SAMPLE RATE n registers are set according to the sample rate(s) that are required by one or more of the CS47L24 audio interfaces. The CS47L24 supports sample rates ranging from 4kHz to 192kHz.

The SYSCLK signal is enabled by the register bit SYSCLK_ENA. The applicable clock source (MCLKn, AIFnBCLK or FLLn) must be enabled before setting SYSCLK_ENA=1. This bit should be set to 0 when reconfiguring the clock sources (see below for additional requirements when setting SYSCLK_ENA=0).

When disabling SYSCLK, note that all of the input, output or digital core functions associated with the SYSCLK clock domain must be disabled before setting SYSCLK_ENA=0.

When '0' is written to SYSCLK_ENA, the host processor must wait until the CS47L24 has shut down the associated functions before issuing any other register write commands. The SYSCLK Enable status can be polled via the SYSCLK_ENA_LOW_STS bit (se[e Table 66\)](#page-163-0), or else monitored using the Interrupt or GPIO functions.

The SYSCLK Enable status is an input to the Interrupt control circuit and can be used to trigger an Interrupt event - see "[Interrupts](#page-153-0)". The corresponding Interrupt event indicates that the CS47L24 has shut down the SYSCLK functions and is ready to accept register write commands.

The SYSCLK Enable status can be output directly on a GPIO pin as an external indication of the SYSCLK status. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

The required control sequence for disabling SYSCLK is summarised below:

- Disable all SYSCLK-associated functions (inputs, outputs, digital core)
- Set SYSCLK $ENA = 0$
- Wait until SYSCLK_ENA_LOW = 1 (or wait for the corresponding IRQ/GPIO event)

The ASYNC_CLK_SRC register is used to select the ASYNCCLK source, as described in [Table 69.](#page-174-0) The source may be MCLKn, AIFnBCLK or FLLn. If one of the Frequency Locked Loop (FLL) circuits is selected as the source, then the relevant FLL must be enabled and configured, as described later.

The ASYNC_CLK_FREQ register is set according to the frequency of the selected ASYNCCLK source.

The ASYNCCLK-referenced circuits within the digital core are clocked at a dynamically-controlled rate, limited by the ASYNCCLK frequency itself. For maximum signal mixing and processing capacity, it is recommended that the highest possible ASYNCCLK frequency is configured.

The ASYNC_SAMPLE_RATE_n registers are set according to the sample rate(s) of any audio interface that is not synchronised to the SYSCLK clock domain.

The ASYNCCLK signal is enabled by the register bit ASYNC_CLK_ENA. The applicable clock source (MCLKn, AIFnBCLK or FLLn) must be enabled before setting ASYNC_CLK_ENA=1. This bit should be set to 0 when reconfiguring the clock sources (see below for additional requirements when setting ASYNC_CLK_ENA=0).

When disabling ASYNCCLK, note that all of the input, output or digital core functions associated with the ASYNCCLK clock domain must be disabled before setting ASYNC_CLK_ENA=0.

When '0' is written to ASYNC_CLK_ENA, the host processor must wait until the CS47L24 has shut down the associated functions before issuing any other register write commands. The ASYNCCLK Enable status can be polled via the ASYNC_CLK_ENA_LOW_STS bit (see [Table 66\)](#page-163-0), or else monitored using the Interrupt or GPIO functions.

The ASYNCCLK Enable status is an input to the Interrupt control circuit and can be used to trigger an Interrupt event see "[Interrupts](#page-153-0)". The corresponding Interrupt event indicates that the CS47L24 has shut down the ASYNCCLK functions and is ready to accept register write commands.

The ASYNCCLK Enable status can be output directly on a GPIO pin as an external indication of the ASYNCCLK status. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

The required control sequence for disabling ASYNCCLK is summarised below:

- Disable all ASYNCCLK-associated functions (inputs, outputs, digital core)
- \bullet Set ASYNCCLK ENA = 0
- Wait until ASYNCCLK_ENA_LOW = 1 (or wait for the corresponding IRQ/GPIO event)

The SYSCLK (and ASYNCCLK, when applicable) clocks must be configured and enabled before any audio path is enabled.

The CS47L24 performs automatic checks to confirm that the SYSCLK and ASYNCCLK frequencies are high enough to support the commanded signal paths and processing functions. If an attempt is made to enable a signal path or processing function, and there are insufficient SYSCLK or ASYNCCLK cycles to support it, then the attempt will be unsuccessful. (Note that any signal paths that are already active will not be affected under these circumstances.)

An Underclocked Error condition is where there are insufficient clock cycles for the requested functionality, and increasing the SYSCLK or ASYNCCLK frequency (as applicable) should allow the selected configuration to be supported.

An Overclocked Error condition is where the requested functionality cannot be supported, as the clocking requirements of the requested configuration exceed the device limits.

The SYSCLK Underclocked condition, ASYNCCLK Underclocked condition, and other Clocking Error conditions can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

MISCELLANEOUS CLOCK CONTROLS

The CS47L24 requires a 32kHz clock for miscellaneous de-bounce functions. This can be generated automatically from SYSCLK, or may be input directly as MCLK1 or MCLK2. The 32kHz clock source is selected using the CLK_32K_SRC register. The 32kHz clock is enabled using the CLK_32K_ENA register.

A clock output (OPCLK) derived from SYSCLK can be output on a GPIO pin. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

A clock output (OPCLK_ASYNC) derived from ASYNCCLK can be output on a GPIO pin. See "General Purpose Input / [Output](#page-138-0)" to configure a GPIO pin for this function.

The CS47L24 provides integrated pull-down resistors on the MCLK1 and MCLK2 pins. This provides a flexible capability for interfacing with other devices.

The clocking scheme for the CS47L24 is illustrated i[n Figure 47.](#page-169-0)

Figure 47 System Clocking

The CS47L24 clocking control registers are described in [Table 69.](#page-174-0)

 \mathbf{I}

CS47L24

Table 69 Clocking Control

In AIF Slave modes, it is important to ensure the applicable clock domain (SYSCLK or ASYNCCLK) is synchronised with the associated external LRCLK. This can be achieved by selecting an MCLK input that is derived from the same reference as the LRCLK, or can be achieved by selecting the external BCLK or LRCLK signal as a reference input to one of the FLLs, as a source for SYSCLK or ASYNCCLK.

If the AIF clock domain is not synchronised with the LRCLK, then clicks arising from dropped or repeated audio samples will occur, due to the inherent tolerances of multiple, asynchronous, system clocks. See "[Applications Information](#page-240-0)" for further details on valid clocking configurations.

BCLK AND LRCLK CONTROL

The digital audio interfaces (AIF1, AIF2 and AIF3) use BCLK and LRCLK signals for synchronisation. In master mode, these are output signals, generated by the CS47L24. In slave mode, these are input signals to the CS47L24. It is also possible to support mixed master/slave operation.

The BCLK and LRCLK signals are controlled as illustrated in [Figure 48](#page-174-1). See the "[Digital Audio Interface Control](#page-110-0)" section for further details of the relevant control registers.

Note that the BCLK and LRCLK signals are synchronised to SYSCLK or ASYNCLK, depending upon the applicable clocking domain for the respective interface. See "[Digital Core](#page-42-0)" for further details.

Figure 48 BCLK and LRCLK Control

CONTROL INTERFACE CLOCKING

Register map access is possible with or without a system clock. Clocking is provided from SYSCLK, when available; the SYSCLK_SRC register selects the applicable SYSCLK source.

See "[Control Interface](#page-191-0)" for further details of control register access.

FREQUENCY LOCKED LOOP (FLL)

Two integrated FLLs are provided to support the clocking requirements of the CS47L24. These can be enabled and configured independently according to the available reference clocks and the application requirements. The reference clock may be a high frequency (e.g., 12.288MHz) or low frequency (e.g., 32.768kHz).

The FLL is tolerant of jitter and may be used to generate a stable output clock from a less stable input reference. The FLL characteristics are summarised in "[Electrical Characteristics](#page-11-0)". Note that the FLL can be used to generate a freerunning clock in the absence of an external reference source. This is described in the "[Free-Running FLL Mode](#page-185-0)" section below. Configurable spread-spectrum modulation can be applied to the FLL outputs, to control EMI effects.

Each of the FLLs comprises two sub-systems - the 'main' loop and the 'synchroniser' loop; these can be used together to maintain best frequency accuracy and noise (jitter) performance across multiple use-cases. The two-loop design enables the FLL to synchronise effectively to an input clock that may be intermittent or noisy, whilst also achieving the performance benefits of a stable clock reference that may be asynchronous to the audio data.

The main loop takes a constant and stable clock reference as its input. For best performance, a high frequency (e.g., 12.288MHz) reference is recommended. The main FLL loop will free-run without any clock reference if the input signal is removed; it can also be configured to initiate an output in the absence of any reference signal.

The synchroniser loop takes a separate clock reference as its input. The synchroniser input may be intermittent (e.g., during voice calls only). The FLL uses the synchroniser input, when available, as the frequency reference. To achieve the designed performance advantage, the synchroniser input must be synchronous with the audio data.

Note that, if only a single clock input reference is used, this must be configured as the main FLL input reference. The synchroniser should be disabled in this case.

The synchroniser loop should only be used when the main loop clock reference is present. If the input reference to the main FLL is intermittent, or may be interrupted unexpectedly, then the synchroniser should be disabled.

The FLL is enabled using the FLL*n*_ENA register bit (where *n* = 1 or 2 for the corresponding FLL). The FLL Synchroniser is enabled using the FLL*n*_SYNC_ENA register bit.

Note that the other FLL registers should be configured before enabling the FLL; the FLL*n*_ENA bit should be set as the final step of the FLL*n* enable sequence.

The FLL_SYNC_ENA bit should not be changed if FLLn_ENA = 1; the FLLn_ENA bit should be cleared before changing FLL*n*_SYNC_ENA.

The FLL supports configurable free-running operation, using the FLL*n*_FREERUN register bits described in the next section. Note that, once the FLL output has been established, the FLL will always free-run when the input reference clock is stopped, regardless of the FLL*n*_FREERUN bits.

To disable the FLL while the input reference clock has stopped, the respective FLL*n*_FREERUN bit must be set to '1', before setting the FLL*n*_ENA bit to '0'.

When changing any of the FLL configuration fields, it is recommended that the digital circuit be disabled via FLLn ENA and then re-enabled after the other register settings have been updated. If the FLL configuration is changed while the FLL is enabled, the respective FLL*n*_FREERUN bit should be set before updating any other FLL fields. A minimum delay of 32µs should be allowed between setting FLL*n*_FREERUN and writing to the required FLL register fields. The FLL*n*_FREERUN bit should remain set until after the FLL has been reconfigured.

Note that, if the FLL*n*_N or FLL*n*_THETA fields are changed while the FLL is enabled, the FLL*n*_CTRL_UPD bit must also be written, as described below. As a general rule, however, it is recommended to configure the FLL (and FLL Synchroniser, if applicable), before setting the corresponding ENA register bit(s).

The FLL configuration requirements are illustrated in [Figure 49.](#page-176-0)

Figure 49 FLL Configuration

The procedure for configuring the FLL is described below. Note that the configuration of the main FLL path and the FLL Synchroniser path are very similar. One or both paths must be configured, depending on the application requirements:

- If a single clock input reference is used, then only the main FLL path should be used.
- If the input reference to the main FLL is intermittent, or may be interrupted unexpectedly, then only the main FLL path should be used.
- If two clock input references are used, then the constant or low-noise clock is configured on the main FLL path, and the high-accuracy clock is configured on the FLL synchroniser path. Note that the synchroniser input must be synchronous with the audio data.

The following description is applicable to FLL1 and FLL2. The associated register control fields are described i[n Table 74](#page-182-0) an[d Table 75 r](#page-185-1)espectively.

The main input reference is selected using FLLn_REFCLK_SRC. The synchroniser input reference is selected using FLLn SYNCCLK SRC. The available options in each case comprise MCLK1, MCLK2, AIFnBCLK, AIFnLRCLK, or the output from another FLL.

The FLL*n*_REFCLK_DIV field controls a programmable divider on the main input reference. The FLL*n*_SYNCCLK_DIV field controls a programmable divider on the synchroniser input reference. Each input can be divided by 1, 2, 4 or 8. These registers should be set to bring each reference down to 13.5MHz or below. For best performance, it is recommended that the highest possible frequency - within the 13.5MHz limit - should be selected. (Note that additional guidelines also apply, as described below.)

The FLL output frequency, relative to the main input reference F_{REF}, is directly determined from FLLn_FRATIO, FLLn OUTDIV and the real number represented by N.K.

The integer value, N, is held in the FLL*n*_N register field. The fractional portion, K, is determined by the FLL*n*_THETA and FLL*n*_LAMBDA fields.

The FLL output frequency is generated according to the following equation:

 $F_{OUT} = (F_{VCO} / FLLn$ OUTDIV)

The FLL operating frequency, F_{VCO} is set according to the following equation:

 $F_{VCO} = (F_{REF} \times 3 \times N.K \times FLLn$ _{_FRATIO})

FREF is the input frequency, as determined by FLL*n*_REFCLK_DIV.

When the FLL output is selected as the SYSCLK or ASYNCCLK source, then F_{VCO} must be exactly 294.912MHz (for 48kHz-related sample rates) or 270.9504MHz (for 44.1kHz-related sample rates).

Note that the output frequencies that do not lie on or between the frequencies quoted above cannot be guaranteed across the full range of device operating conditions.

In order to follow the above requirements for F_{VCO}, the value of FLLn_OUTDIV should be selected according to the desired output F_{OUT}. The divider, FLLn_OUTDIV, must be set so that F_{VCO} is in the range 270MHz to 295MHz. The available divisions are integers from 2 to 7. Some typical settings of FLL*n*_OUTDIV are noted in [Table 70.](#page-177-0)

OUTPUT FREQUENCY FOUT	FLLn OUTDIV
45 MHz to 52 MHz	110 (divide by 6)
67.5 MHz to 78 MHz	100 (divide by 4)
90 MHz to 104 MHz	011 (divide by 3)
135 MHz to 150 MHz	010 (divide by 2)

Table 70 Selection of FLL*n***_OUTDIV**

The FLL*n*_FRATIO field selects the frequency division ratio of the FLL input. The FLL*n*_GAIN field is used to optimise the FLL, according to the input frequency. As a general guide, these fields should be selected as described in [Table 71.](#page-177-1) (Note that additional guidelines also apply, as described below.)

REFERENCE FREQUENCY FREE	FLLn FRATIO	FLLn GAIN
1MHz - 13.5MHz	0h (divide by 1)	4h (16x gain)
256kHz - 1MHz	1h (divide by 2)	$2h$ (4x gain)
128kHz - 256kHz	3h (divide by 4)	Oh $(1x)$ gain)
64kHz - 128kHz	7h (divide by 8)	Oh $(1x)$ gain)
Less than 64kHz	Fh (divide by 16)	Oh $(1x)$ gain)

Table 71 Selection of FLL*n***_FRATIO and FLL***n***_GAIN**

In order to determine the remaining FLL parameters, the FLL operating frequency, F_{VCO} , must be calculated, as given by the following equation:

FVCO = (FOUT x FLL*n*_OUTDIV)

The value of N.K can then be determined as follows:

 $N.K = F_{VCO}$ / (FLLn FRATIO x 3 x F_{REF})

Note that, in the above equations:

FLL*n* OUTDIV is the F_{OUT} clock ratio.

F_{REF} is the input frequency, after division by FLLn REFCLK DIV, where applicable.

FLL n _{_}FRATIO is the F_{VCO} clock ratio $(1, 2, 3... 16)$.

If the above equations produce an integer value for N.K, then the value of FLLn FRATIO should be adjusted to a different, odd-number division (e.g., divide by 3), and the value of N.K re-calculated. A non-integer value of N.K is recommended for best performance of the FLL. (If possible, the FLL*n*_FRATIO value should be decreased to the nearest alternative odd-number division. If a suitable lower value does not exist, FLL*n*_FRATIO should be increased to the nearest odd-number division instead.)

After the value of FLLn_FRATIO has been determined, the input frequency, F_{REF}, must be compared with the maximum frequency limit noted in [Table 72.](#page-178-0) If the input frequency (after division by FLL*n*_REFCLK_DIV) is higher than the applicable limit, then the FLLn REFCLK DIV division ratio should be increased, and the value of N.K re-calculated. (Note that the same value of FLL*n*_FRATIO as already calculated should be used, when deriving the new value of N.K.)

FLLn FRATIO	REFERENCE FREQUENCY F _{REE} - MAXIMUM VALUE
0h (divide by 1)	13.5 MHz
1h (divide by 2)	6.144 MHz
2h (divide by 3)	
3h (divide by 4)	3.072 MHz
4h (divide by 5)	
5h (divide by 6)	2.8224 MHz
6h (divide by 7)	
7h (divide by 8)	1.536 MHz
8h (divide by 9)	
9h (divide by 10)	
Ah (divide by 11)	
Bh (divide by 12)	
Ch (divide by 13)	
Dh (divide by 14)	
Eh (divide by 15)	
Fh (divide by 16)	768 kHz

Table 72 Maximum FLL input frequency (function of FLLn_FRATIO)

The value of N is held in the FLL*n*_N register field.

The value of K is determined by the FLL*n*_THETA and FLL*n*_LAMBDA fields, as described later.

The FLL*n*_N, FLL*n*_THETA and FLL*n*_LAMBDA fields are all coded as integers (LSB = 1).

If the FLLn_N or FLLn_THETA registers are updated while the FLL is enabled (FLLn_ENA=1), then the new values will only be effective when a '1' is written to the FLL*n*_CTRL_UPD bit. This makes it possible to update the two registers simultaneously, without disabling the FLL.

Note that, when the FLL is disabled (FLL*n*_ENA=0), then the FLL*n*_N and FLL*n*_THETA registers can be updated without writing to the FLLn CTRL UPD bit.

The values of FLL*n*_THETA and FLL*n*_LAMBDA can be calculated as described later.

A similar procedure applies for the deriviation of the FLL Synchroniser parameters - assuming that this function is used.

The FLL*n*_SYNC_FRATIO field selects the frequency division ratio of the FLL synchroniser input. The FLL*n*_GAIN and FLLn_SYNC_DFSAT fields are used to optimise the FLL, according to the input frequency. These fields should be set as described i[n Table 73.](#page-179-0)

Note that the FLL*n*_SYNC_FRATIO register coding is not the same as the FLL*n*_FRATIO register.

Table 73 Selection of FLL*n***_SYNC_FRATIO, FLL***n***_SYNC_GAIN, FLL***n***_SYNC_DFSAT**

The FLL operating frequency, F_{vco}, is the same frequency calculated as described above.

The value of N.K (Sync) can then be determined as follows:

 $N.K (Sync) = F_{VCO}$ / (FLLn_SYNC_FRATIO x 3 x F_{SYNC})

Note that, in the above equations:

F_{SYNC} is the synchroniser input frequency, after division by FLLn SYNCCLK DIV, where applicable.

FLL*n* SYNC FRATIO is the F_{VCO} clock ratio $(1, 2, 4, 8$ or 16).

The value of N (Sync) is held in the FLL*n*_SYNC_N register field.

The value of K (Sync) is determined by the FLL*n*_SYNC_THETA and FLL*n*_SYNC_LAMBDA fields.

The FLL*n*_SYNC_N, FLL*n*_SYNC_THETA and FLL*n*_SYNC_LAMBDA fields are all coded as integers (LSB = 1).

In Fractional Mode, with the synchroniser disabled (K > 0, and FLL*n*_SYNC_ENA = 0), the register fields FLL*n*_THETA and FLL*n*_LAMBDA can be calculated as described below.

The equivalent procedure is also used to derive the FLL*n*_SYNC_THETA and FLL*n*_SYNC_LAMBDA register values from the corresponding synchroniser parameters. (This is only required if the synchroniser is enabled.)

Calculate GCD(FLL) using the 'Greatest Common Denominator' function:

 $GCD(FLL) = GCD(FLLn$ _{FRATIO} x F_{REF}, F_{VCO} / 3)

where GCD(x, y) is the greatest common denominator of x and y

F_{REF} is the input frequency, after division by FLLn_REFCLK_DIV, where applicable.

Next, calculate FLL*n*_THETA and FLL*n*_LAMBDA using the following equations:

FLLn_THETA = ((F_{VCO} / 3) - (FLL_N x FLLn_FRATIO x F_{REF})) / GCD(FLL)

FLLn_LAMBDA = (FLLn_FRATIO x F_{REF}) / GCD(FLL)

Note that, in the operating conditions described above, the values of FLL*n*_THETA and FLL*n*_LAMBDA must be coprime (i.e., not divisible by any common integer). The calculation above ensures that the values will be co-prime. The value of K must be a fraction less than 1 (i.e., FLL*n*_THETA must be less than FLL*n*_LAMBDA).

In Fractional Mode, with the synchroniser enabled (K > 0, and FLLn_SYNC_ENA = 1), the value of FLLn_THETA is calculated as described below. The value of FLLn_LAMBDA is ignored in this case.

FLLn THETA = $K \times 65536$

The FLL control registers are described i[n Table 74](#page-182-0) an[d Table 75.](#page-185-0) Example settings for a variety of reference frequencies and output frequencies are shown i[n Table 78.](#page-189-0)

Table 74 FLL1 Register Map

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	3:0	FLL2 SYNCCLK SRC	0000	FLL2 Synchroniser Clock source $0000 = MCLK1$ $0001 = MCLK2$ $0100 = FLL1$ $0101 = FLL2$ $1000 = AIF1BCLK$ 1001 = AIF2BCLK $1010 = AIF3BCLK$ $1100 = AIF1LRCLK$ 1101 = AIF2LRCLK $1110 = AIF3LRCLK$ All other codes are Reserved
R423 (01A7h) FLL ₂ Synchroni ser 7	5:2	FLL2_SYNC_GAI N[3:0]	0000	FLL2 Synchroniser Gain $0000 = 1$ $0001 = 2$ $0010 = 4$ $0011 = 8$ $0100 = 16$ $0101 = 32$ $0110 = 64$ $0111 = 128$ 1000 to $1111 = 256$
	Ω	FLL2 SYNC DF SAT	1	FLL2 Synchroniser Bandwidth $0 =$ Wide bandwidth $1 =$ Narrow bandwidth

Table 75 FLL2 Register Map

FREE-RUNNING FLL MODE

The FLL can generate a clock signal even when no external reference is available. This may be because the normal input reference has been interrupted, or may be during a standby or start-up period when no initial reference clock is available.

Free-running FLL mode is enabled using the FLLn_FREERUN register. (Note that FLLn_ENA must also be enabled in Free-running FLL mode.)

In Free-running FLL mode, the normal feedback mechanism of the FLL is halted, and the FLL oscillates independently of the external input reference(s).

If the FLL was previously operating normally, (with an input reference clock), then the FLL output frequency will remain unchanged when Free-running FLL mode is enabled. The FLL output will be independent of the input reference while operating in free-running mode with FLLn_FREERUN=1.

The main FLL loop will always continue to free-run if the input reference clock is stopped (regardless of the FLLn FREERUN setting). If FLLn FREERUN=0, the FLL will re-lock to the input reference whenever it is available.

In free-running mode, (with FLLn_FREERUN=1), the FLL integrator value (part of the feedback mechanism) can be commanded directly using the FLLn_FRC_INTEG_VAL register. The integrator value in this register is applied to the FLL when a '1' is written to the FLLn_FRC_INTEG_UPD bit.

If the FLL is started up in free-running mode, (i.e., it was not previously running), then the default value of FLLn_FRC_INTEG_VAL will be applied.

The FLL integrator value (part of the feedback mechanism) can be read from the FLLn_INTEG register; the value of this field may be stored for later use. Note that the readback value of the FLLn INTEG register is only valid when FLLn_FREERUN=1, and the FLLn_INTEG_VALID bit is set.

The FLL integrator setting does not ensure a specific output frequency for the FLL across all devices and operating conditions; some level of variation will apply.

The free-running FLL clock may be selected as the SYSCLK source or ASYNCCLK source as shown [Figure 47.](#page-169-0)

The control registers applicable to Free-running FLL mode are described i[n Table 76.](#page-186-0)

Table 76 Free-Running FLL Mode Control

SPREAD SPECTRUM FLL CONTROL

The CS47L24 can apply modulation to the FLL outputs, using spread spectrum techniques. This can be used to control the EMI characteristics of the circuits that are clocked via the FLLs.

Each of the FLLs can be individually configured for Triangle modulation, Zero Mean Frequency Modulation (ZMFM) or Dither. The amplitude and frequency parameters of the spread spectrum functions is also programmable, using the registers described in [Table 77.](#page-187-0)

Table 77 FLL Spread Spectrum Control

FLL INTERRUPTS AND GPIO OUTPUT

For each FLL, the CS47L24 supports an 'FLL Clock OK' signal which, when asserted, indicates that the FLL has started up and is providing an output clock. Each FLL also supports an 'FLL Lock' signal which indicates whether FLL Lock has been achieved.

The FLL Clock OK status and FLL Lock status are inputs to the Interrupt control circuit and can be used to trigger an Interrupt event - see "[Interrupts](#page-153-0)". Note that these Interrupt signals are de-bounced, and require clocking to be present in order to assert the respective Interrupt; either the 32kHz clock, or the SYSCLK signal, must be enabled to trigger an Interrupt from the FLL signals.

The FLL Clock OK and FLL Lock signals can be output directly on a GPIO pin as an external indication of the FLL status. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for these functions. (These GPIO outputs are not debounced, and do not require clocking to be present.)

Clock output signals derived from the FLL can be output on a GPIO pin. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

The FLL clocking configuration is illustrated in [Figure 49.](#page-176-0)

EXAMPLE FLL CALCULATION

The following example illustrates how to derive the FLL1 registers to generate 147.456 MHz output (F_{OUT}) from a 12.000 MHz reference clock (F_{BFF}). Note that, for this calculation, it is assumed that the synchroniser is disabled.

- Set FLL1_REFCLK_DIV in order to generate F_{REF} <=13.5MHz: FLL1_REFCLK_DIV = 00 (divide by 1)
- Set FLL1_OUTDIV for the required output frequency as shown i[n Table 70:-](#page-177-0) $F_{OUT} = 147.456 MHz$, therefore FLL1_OUTDIV = 2h (divide by 2)
- Set FLL1_FRATIO for the given reference frequency as shown in [Table 71:](#page-177-1) $F_{BFE} = 12 MHz$, therefore FLL1 FRATIO = 0h (divide by 1)
- Calculate F_{VCO} as given by $F_{VCO} = F_{OUT} \times FLL1$ OUTDIV:- F_{VCO} = 147.456 x 2 = 294.912 MHz
- Calculate N.K as given by N.K = F_{VCO} / (FLL1_FRATIO x 3 x F_{REF}): $N.K = 294.912 / (1 \times 3 \times 12) = 8.192$
- Confirm that a non-integer value has been calculated for N.K.
- Confirm that the input frequency, F_{REF} , is less than the applicable limit shown in Table 72.
- Determine FLL1_N from the integer portion of N.K:- $FLL1$ $N = 8 (008h)$
- Determine GCD(FLL), as given by GCD(FLL) = GCD(FLL1_FRATIO x F_{REF} , F_{VCO} / 3): $GCD(FLL) = GCD(1 \times 12000000, 294912000 / 3) = 96000$
- Determine FLL1_THETA, as given by FLL1_THETA = $((F_{VCO} / 3) - (FLL1_N × FLL1_FRATIO × F_{REF}))/GCD(FLL):$ FLL1_THETA = $((294912000 / 3) - (8 \times 1 \times 12000000)) / 96000$ FLL1_THETA = 24 (0018h)
- Determine FLL_LAMBDA, as given by FLL1_LAMBDA = (FLL1_FRATIO x F_{REF}) / GCD(FLL): FLL1_LAMBDA = $(1 \times 12000000) / 96000$ FLL1_LAMBDA = 125 (007Dh)

EXAMPLE FLL SETTINGS

[Table 78](#page-189-0) provides example FLL settings for generating an oscillator frequency (F_{VCO}) of 294.912MHz from a variety of low and high frequency reference inputs. This is suitable for generating SYSCLK at 147.456MHz. Note that, in these examples, it is assumed that the synchroniser is disabled.

 F_{OUT} = (F_{Source} / F_{REF} Divider) * 3 * N.K * $FRACTIO$ / OUTDIV

The values of N and K are contained in the FLLn_N, FLLn_THETA and FLLn_LAMBDA registers as shown above. See [Table 74 a](#page-182-0)nd [Table 75 f](#page-185-0)or the coding of the FLLn_REFCLK_DIV, FLLn_FRATIO and FLLn_OUTDIV registers.

Table 78 Example FLL Settings – Synchroniser Disabled

[Table 79](#page-190-0) provides example FLL settings for generating SYSCLK at 147.456MHz, with the synchroniser enabled. The main loop and the synchroniser loop must each be configured according to the respective input source.

 F_{OUT} = (F_{SOUNCE} / F_{REF} Divider) * 3 * N.K * FRATIO / OUTDIV

The values of N and K are contained in the FLLn_N, FLLn_THETA and FLLn_LAMBDA registers.

Se[e Table 74](#page-182-0) an[d Table 75 f](#page-185-0)or the coding of the FLL configuration registers.

Note that the register coding of FLLn_FRATIO is different to FLLn_SYNC_FRATIO.

Table 79 Example FLL Settings – Synchroniser Enabled

CONTROL INTERFACE

The CS47L24 is controlled by writing to its control registers. Readback is available for all registers.

Note that the Control Interface function can be supported with or without system clocking. Where applicable, the register map access is synchronised with SYSCLK in order to ensure predictable operation of cross-domain functions. See "[Clocking and Sample Rates](#page-164-0)" for further details of Control Interface clocking.

The CS47L24 executes a Boot Sequence following Power-On Reset (POR), Hardware Reset or Software Reset. Note that Control Register writes should not be attempted until the Boot Sequence has completed. See "[Power-On Reset](#page-205-0) [\(POR\)](#page-205-0)" for further details.

The CS47L24 performs automatic checks to confirm that the control interface does not attempt a Read or Write operation to an invalid register address. The Control Interface Address Error condition can be monitored using the GPIO and/or Interrupt functions. See "[General Purpose Input / Output](#page-138-0)" and "[Interrupts](#page-153-0)" for further details.

The Control Interface is a 4-wire (SPI) interface, comprising the following pins:

- CIFSCLK serial interface clock input
- CIFMOSI serial data input
- CIFMISO serial data output
- **CIF1SS** 'slave select' input

The Control Interface configuration registers are described in [Table 80.](#page-191-0)

Table 80 Control Interface Configuration

Note that, when writing to register R8, it is important that bit [3] is always maintained at logic '1'. This bit relates to a feature option that is not supported on CS47L24.

The MISO output pin can be configured as CMOS or 'Wired OR', as described in [Table 80.](#page-191-0) In CMOS mode, MISO is driven low when not outputting register data bits. In 'Wired OR' mode, MISO is undriven (high impedance) when not outputting register data bits.

In Write operations (R/W=0), all MOSI bits are driven by the controlling device.

In Read operations (R/W=1), the MOSI pin is ignored following receipt of the valid register address. MISO is driven by the CS47L24.

Continuous read and write modes enable multiple register operations to be scheduled faster than is possible with single register operations. The register address auto-increments (by 1) for each successive register access.

The CS47L24 will increment the register address at the end of the sequences illustrated below, and every 16 clock cycles thereafter, for as long as SS is held low and SCLK is toggled. Successive data words can be input/output every 16 clock cycles.

The 4-wire (SPI) protocol is illustrated in [Figure 50](#page-192-0) an[d Figure 51.](#page-192-1)

Figure 50 Control Interface 4-wire (SPI) Register Write

Figure 51 Control Interface 4-wire (SPI) Register Read

CONTROL WRITE SEQUENCER

The Control Write Sequencer is a programmable unit that forms part of the CS47L24 control interface logic. It provides the ability to perform a sequence of register write operations with the minimum of demands on the host processor - the sequence may be initiated by a single operation from the host processor and then left to execute independently.

Default sequences for pop-suppressed start-up and shut-down of each headphone/earpiece output driver are provided (these are scheduled automatically when the respective output paths are enabled or disabled). Other control sequences can be programmed, and may be associated with DRC (signal detect) or Sample Rate Detection functions - these sequences are automatically scheduled whenever a corresponding event is detected.

When a sequence is initiated, the sequencer performs a series of pre-defined register writes. The 'start index' of a control sequence within the sequencer's memory may be commanded directly by the host processor. The applicable 'start index' for each of the sequences associated with DRC (signal detect) or Sample Rate Detection is held in a user-programmed control register.

The Control Write Sequencer may be triggered in a number of ways, as described above. Multiple sequences will be queued if necessary, and each is scheduled in turn. When all of the queued sequences have completed, the sequencer stops, and an Interrupt status flag is asserted.

A valid clock (SYSCLK) must be enabled whenever a Control Write Sequence is scheduled. See "[Clocking and Sample](#page-164-0) [Rates](#page-164-0)" for further details.

INITIATING A SEQUENCE

The Register fields associated with running the Control Write Sequencer are described i[n Table 81.](#page-193-0)

The Write Sequencer is enabled using the WSEQ_ENA bit. The index location of the first command in the selected sequence is held in the WSEQ_START_INDEX register.

Writing a '1' to the WSEQ_START bit commands the sequencer to execute a control sequence, starting at the given index. Note that, if the sequencer is already running, then the WSEQ_START command will be queued, and will be executed later when the sequencer becomes available.

Note that the mechanism for queuing multiple sequence requests has some limitations, when using the WSEQ_START bit to trigger the write sequencer. If a sequence is initiated using the WSEQ_START bit, no other control sequences should be triggered until the sequence completes. The WSEQ_BUSY bit (described in [Table 86\)](#page-197-0) provides an indication of the sequencer status, and can be used to confirm that sequence has completed. Control sequences triggered by another other method are queued if necessary, and scheduled in turn.

The Write Sequencer can be interrupted by writing a '1' to the WSEQ_ABORT bit. Note that this command will only abort a sequence that is currently running; if other sequence commands are pending and not yet started, these sequences will not be aborted by writing to the WSEQ_ABORT bit.

The Write Sequencer stores up to 510 register write commands. These are defined in Registers R12288 (3000h) to R13307 (33FBh). Each of the 510 possible commands is defined in 2 control registers - see [Table 87](#page-199-0) for a description of these registers.

Table 81 Write Sequencer Control - Initiating a Sequence

AUTOMATIC SAMPLE RATE DETECTION SEQUENCES

The CS47L24 supports automatic sample rate detection on the digital audio interfaces (AIF1, AIF2 and AIF3), when operating in AIF Slave mode. Automatic sample rate detection is enabled using the RATE_EST_ENA register bit (see [Table 69\)](#page-174-0).

Up to four audio sample rates can be configured for automatic detection; these sample rates are selected using the SAMPLE_RATE_DETECT_n registers. If one of the selected audio sample rates is detected, then the Control Write Sequencer will be triggered. The applicable start index location within the sequencer memory is separately configurable for each detected sample rate.

The WSEQ_SAMPLE_RATE_DETECT_A_INDEX register defines the sequencer start index corresponding to the SAMPLE_RATE_DETECT_A sample rate. Equivalent start index values are defined for the other sample rates, as described i[n Table 82.](#page-194-0)

Note that a sequencer start index of 1FFh will cause the respective sequence to be aborted.

The automatic sample rate detection control sequences are undefined following Power-On Reset (POR), but can be user-programmed after power-up. Note that all control sequences are maintained in the sequencer memory through Hardware Reset and Software Reset.

See "[Clocking and Sample Rates](#page-164-0)" for further details of the automatic sample rate detection function.

Table 82 Write Sequencer Control - Automatic Sample Rate Detection

CIRRUS LOGIC®

GENERAL PURPOSE (GPIO) CONTROL SEQUENCES

The CS47L24 supports two General Purpose (GPIO) pins, which provide flexible functionality for interfacing to external circuits. The GPIO pins can also be used as inputs to the Control Write Sequencer.

A Control Write Sequence can be associated with a rising edge and/or a falling edge of the GPIO inputs. This is enabled using the GPn_WSEQ_ENA register bits, as described in [Table 83.](#page-195-0)

When the GPIO control sequences are enabled, the Control Write Sequencer will be triggered whenever a rising or falling edge is detected on the associated GPIO input pin. The applicable start index location within the sequencer memory is separately configurable for each logic condition.

The WSEQ_GP1_RISE_INDEX register defines the sequencer start index corresponding to the rising edge condition of the GPIO1 input. Equivalent start index registers are provided for the rising and falling edge conditions of each GPIO, as described in [Table 83.](#page-195-0)

Note that a sequencer start index of 1FFh will cause the respective sequence to be aborted.

The GPIO control sequences cannot be independently enabled for rising and falling edges. Instead, a start index of 1FFh can be used to disable the sequence for either edge, if required.

The GPIO control sequences are undefined following Power-On Reset (POR), but can be user-programmed after powerup. Note that all control sequences are maintained in the sequencer memory through Hardware Reset and Software Reset.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R65 (0041h) Sequence control	$\mathbf{1}$	GP2 WSEQ EN А	Ω	GPIO2 Write Sequencer Trigger Enable $0 = Disabled$ $1 =$ Enabled When enabled, a rising or falling edge on GPIO2 will trigger the Write Sequencer, starting at the respective memory index.
	$\mathbf{0}$	GP1 WSEQ EN A	Ω	Enables WSEQ control on GPIO1 pin $0 = Disabled$ $1 =$ Enabled When enabled, a rising or falling edge on GPIO1 will trigger the Write Sequencer, starting at the respective memory index.
R ₁₀₄ (0068h) GPIO Triggers Sequence Select 1	8:0	WSEQ_GP1_RIS E_INDEX [8:0]	1FFh	Sequence GPIO1 (Rising) start index This field contains the index location in the sequencer memory of the first command in the sequence associated with the GPIO1 (Rising) trigger. Valid from 0 to 509 (1FDh).
R ₁₀₅ (0069h) GPIO Triggers Sequence Select ₂	8:0	WSEQ GP1 FAL L_INDEX [8:0]	1FFh	Sequence GPIO1 (Falling) start index This field contains the index location in the sequencer memory of the first command in the sequence associated with the GPIO1 (Falling) trigger. Valid from 0 to 509 (1FDh).
R ₁₀₆ (006Ah) GPIO Triggers Sequence Select ₃	8:0	WSEQ_GP2_RIS E_INDEX [8:0]	1FFh	Sequence GPIO2 (Rising) start index This field contains the index location in the sequencer memory of the first command in the sequence associated with the GPIO2 (Rising) trigger. Valid from 0 to 509 (1FDh).
R ₁₀₇ (006Bh) GPIO Triggers Sequence Select 4	8:0	WSEQ GP2 FAL L INDEX [8:0]	1FFh	Sequence GPIO2 (Falling) start index This field contains the index location in the sequencer memory of the first command in the sequence associated with the GPIO2 (Falling) trigger. Valid from 0 to 509 (1FDh).

See "[General Purpose Input / Output](#page-138-0)" for further details of the GPIO functions.

Table 83 Write Sequencer Control - GPIO

DRC SIGNAL DETECT SEQUENCES

The Dynamic Range Control (DRC) function within the CS47L24 Digital Core provides a configurable signal detect function. This allows the signal level at the DRC input to be monitored and used to trigger other events.

The DRC Signal Detect functions are enabled and configured using the register fields described in [Table 13](#page-63-0) and [Table](#page-66-0) [14](#page-66-0) for DRC1 and DRC2 respectively.

A Control Write Sequence can be associated with a rising edge and/or a falling edge of the DRC1 Signal Detect output. This is enabled using the DRC1_WSEQ_SIG_DET_ENA register bit.

Note that signal detection is supported on DRC1 and DRC2, but the triggering of the Control Write Sequencer is available on DRC1 only.

When the DRC Signal Detect sequence is enabled, the Control Write Sequencer will be triggered whenever the DRC1 Signal Detect output transitions (high or low). The applicable start index location within the sequencer memory is separately configurable for each logic condition.

The WSEQ_DRC1_SIG_DET_RISE_SEQ_INDEX register defines the sequencer start index corresponding to a DRC1 Signal Detect Rising Edge event, as described in [Table 84.](#page-196-0) The WSEQ_DRC1_SIG_DET_FALL_SEQ_INDEX register defines the sequencer start index corresponding to a DRC1 Signal Detect Falling Edge event.

Note that a sequencer start index of 1FFh will cause the respective sequence to be aborted.

The DRC Signal Detect sequences cannot be independently enabled for rising and falling edges. Instead, a start index of 1FFh can be used to disable the sequence for either edge, if required.

The DRC Signal Detect control sequences are undefined following Power-On Reset (POR), but can be user-programmed after power-up. Note that all control sequences are maintained in the sequencer memory through Hardware Reset and Software Reset.

See "[Digital Core](#page-42-0)" for further details of the Dynamic Range Control (DRC) function.

Table 84 Write Sequencer Control - DRC Signal Detect

BOOT SEQUENCE

The CS47L24 executes a Boot Sequence following Power-On Reset (POR), Hardware Reset, or Software Reset.

See "[Power-On Reset \(POR\)](#page-205-0)" and "[Hardware Reset, Software Reset, and Device ID](#page-207-0)" for further details.

The Boot Sequence configures the CS47L24 with factory-set trim (calibration) data. Space is allocated within the Boot Sequence memory to allow user-configurable register operations to be added (e.g., to automatically enable SYSCLK as part of the Boot Sequence). Further details of the sequencer memory are provided later in this section. Note that all control sequences are maintained in the sequencer memory through Hardware Reset and Software Reset.

If the Boot Sequence is programmed to enable SYSCLK, note that the default SYSCLK frequency must be used. If a different SYSCLK frequency is required, this must be configured after the Boot Sequence has completed.

The start index location of the the Boot Sequence is 384 (180h). Index locations 384 (180h) to 393 (189h) are available for any user-configured Boot Sequence requirements.

The Boot Sequence can be commanded at any time by writing '1' to the WSEQ_BOOT_START bit.

Table 85 Write Sequencer Control - Boot Sequence

SEQUENCER OUTPUTS AND READBACK

The status of the Write Sequencer can be read using the WSEQ_BUSY and WSEQ_CURRENT_INDEX registers, as described in [Table 86.](#page-197-0)

When the WSEQ_BUSY bit is asserted, this indicates that the Write Sequencer is busy.

The index address of the most recent Write Sequencer command can be read from the WSEQ_CURRENT_INDEX field. This can be used to provide a precise indication of the Write Sequencer progress.

Table 86 Write Sequencer Control - Status Readback

The Write Sequencer status is an input to the Interrupt control circuit and can be used to trigger an Interrupt event - see "[Interrupts](#page-153-0)".

The Write Sequencer status can be output directly on a GPIO pin as an external indication of the Write Sequencer. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

PROGRAMMING A SEQUENCE

A Control Write Sequence comprises a series of write operations to data bits (or groups of bits) within the control register map. Each write operation is defined by a block of 2 registers, each containing 5 fields, as described below.

The block of 2 registers is replicated 510 times, defining each of the sequencer's 510 possible index addresses. Many sequences can be stored in the sequencer memory at the same time, with each assigned a unique range of index addresses.

The WSEQ_DELAYn register is used to identify the 'end of sequence' position, as described below.

Note that, in the following descriptions, the term '*n*' denotes the sequencer index address (valid from 0 to 509).

WSEQ DATA_WIDTHn is a 3-bit field which identifies the width of the data block to be written. Note that the maximum value of this field selects a width of 8-bits; writing to register fields greater than 8 bits wide must be performed using two separate operations of the Write Sequencer.

WSEQ ADDRn is a 13-bit field containing the register address in which the data should be written.

WSEQ DELAYn is a 4-bit field which controls the waiting time between the current step and the next step in the sequence (i.e., the delay occurs after the write in which it was called). The total delay time per step (including execution) is defined below, giving a useful range of execution/delay times from 3.3us up to 1s per step. Setting this field to 0xF identifies the step as the last in the sequence.

If WSEQ DELAYn = 0h or Fh, the step execution time is $3.3\mu s$

For all other values, the step execution time is $61.44\mu s \times ((2^{WSEQ-DELAY}) - 1)$

WSEQ_DATA_STARTn is a 4-bit field which identifies the LSB position within the selected control register to which the data should be written. For example, setting WSEQ_DATA_START*n* = 0100 will select bit 4 as the LSB position of the data to be written.

WSEQ DATAn is an 8-bit field which contains the data to be written to the selected control register. The WSEQ_DATA_WIDTHn field determines how many of these bits are written to the selected control register; the most significant bits (above the number indicated by WSEQ_DATA_WIDTH*n*) are ignored.

The register definitions for Step 0 are described in [Table 87.](#page-199-0) The equivalent definitions also apply to Step 1 through to Step 509, in the subsequent register address locations.

Table 87 Write Sequencer Control - Programming a Sequence

SEQUENCER MEMORY DEFINITION

The Write Sequencer memory defines up to 510 write operations; these are indexed as 0 to 509 in the sequencer memory map.

Following Power-On Reset (POR), the sequence memory will contain the Boot Sequence, and the OUT1, OUT4L signal path enable/disable sequences. The remainder of the sequence memory will be undefined on power-up. See the "[Applications Information](#page-240-0)" section for a summary of the CS47L24 memory reset conditions.

User-defined sequences can be programmed after power-up. Note that all control sequences are maintained in the sequencer memory through Hardware Reset and Software Reset.

The default control sequences can be overwritten in the sequencer memory, if required. Note that the headphone and earpiece output path enable registers (HPx_ENA, SPKOUTL_ENA) will always trigger the Write Sequencer (at the predetermined start index addresses).

Writing '1' to the WSEQ_LOAD_MEM bit will clear the sequencer memory to the POR state.

Table 88 Write Sequencer Control - Load Memory Control

The sequencer memory is summarised in [Table 89.](#page-199-1) User-defined sequences should be assigned space within the allocated portion ('user space') of the Write Sequencer memory.

The start index for the user-defined sequences is configured using the registers described i[n Table 82,](#page-194-0) [Table 83,](#page-195-0) and and [Table 84.](#page-196-0)

The start index location of the the Boot Sequence is 384 (180h), as shown i[n Table 85.](#page-197-1) Index locations 384 (180h) to 393 (189h) are available for any user-configured Boot Sequence requirements. The remainder of the Boot Sequence memory should not be written to.

Table 89 Write Sequencer Memory Allocation

CHARGE PUMP, REGULATORS AND VOLTAGE REFERENCE

The CS47L24 incorporates a Charge Pump circuit to support the ground-referenced headphone output driver. It also provides two MICBIAS generators, suitable for powering digital microphones.

Refer to the "[Applications Information](#page-240-0)" section for recommended external components.

CHARGE PUMP (CP) CONTROL

The Charge Pump (CP) is used to generate the positive and negative supply rails for the stereo headphone output drivers. This circuit is enabled automatically by the CS47L24 when required.

Note that decoupling capacitors and flyback capacitors are required for this circuit. Refer to the "[Applications Information](#page-240-0)" section for recommended external components.

MICROPHONE BIAS (MICBIAS) CONTROL

There are two MICBIAS generators which provide low noise reference voltages suitable for powering digital microphones. Refer to the "[Applications Information](#page-240-0)" section for recommended external components.

The MICBIAS generators are powered from the MICVDD supply, as illustrated in [Figure 52.](#page-201-0)

The MICBIAS outputs can be independently enabled using the MICB*n*_ENA register bits (where *n* = 1 or 2 for MICBIAS1 or 2 respectively).

When a MICBIAS output is disabled, the output pin can be configured to be floating or to be actively discharged. This is selected using the MICBn DISCH register bits.

The MICBIAS generators can each operate as a voltage regulator or in bypass mode. The applicable mode is selected using the MICB*n*_BYPASS registers.

In Regulator mode, the output voltage is selected using the MICBn LVL register bits. In this mode, MICVDD must be at least 200mV greater than the required MICBIAS output voltages. The MICBIAS outputs are powered from the MICVDD pin, and use the internal bandgap circuit as a reference.

In Regulator mode, the MICBIAS regulators are designed to operate without external decoupling capacitors. The regulators can be configured to support a capacitive load if required, using the MICBn_EXT_CAP register bits. It is important that the external capacitance is compatible with the applicable MICBn_EXT_CAP setting. The compatible load conditions are detailed in the "[Electrical Characteristics](#page-11-0)" section.

In Bypass mode, the output pin (MICBIAS1 or MICBIAS2) is connected directly to MICVDD. This enables a low power operating state. Note that the MICBn_EXT_CAP register settings are not applicable in Bypass mode; there are no restrictions on the external MICBIAS capacitance in Bypass mode.

The MICBIAS generators incorporate a pop-free control circuit to ensure smooth transitions when the MICBIAS outputs are enabled or disabled in Bypass mode; this feature is enabled using the MICB*n*_RATE registers.

The MICBIAS generators are illustrated i[n Figure 52.](#page-201-0) The MICBIAS control register bits are descrbed in [Table 90.](#page-202-0)

The maximum output current for each MICBIAS*n* pin is noted in the "[Electrical Characteristics](#page-11-0)". This limit must be observed on each MICBIAS output, especially if more than one microphone is connected to a single MICBIAS pin. Note that the maximum output current differs between Regulator mode and Bypass mode.

VOLTAGE REFERENCE CIRCUIT

The CS47L24 incorporates a voltage reference circuit, powered by AVDD. This circuit ensures the accuracy of the MICBIAS voltage settings.

BLOCK DIAGRAM AND CONTROL REGISTERS

The Charge Pump and Regulator circuits are illustrated in [Figure 52.](#page-201-0) Note that decoupling capacitors and flyback capacitors are required for these circuits. Refer to the "[Applications Information](#page-240-0)" section for recommended external components.

Figure 52 Charge Pump and MICBIAS Regulators

Table 90 Charge Pump and MICBIAS Control Registers

JTAG INTERFACE

The JTAG interface provides test and debug access to the CS47L24 DSP core. The interface comprises 5 pins, as detailed below.

- TCK: Clock input
- TDI: Data input
- TDO: Data output
- TMS: Mode select input
- TRST: Test Access Port reset input (active low)

For normal operation (test and debug access disabled), the JTAG interface should be held in reset (i.e., TRST should be at logic 0). An internal pull-down resistor holds the TRST pin low when not actively driven.

The other JTAG input pins (TCK, TDI, TMS) should also be held at logic 0 for normal operation. An internal pull-down resistor holds these pins low when not actively driven.

If the JTAG interface is enabled (TRST de-asserted, and TCK active) at the time of Power-On Reset, or any other Reset, then a Software Reset must be scheduled, with the TCK input stopped or TRST asserted (logic '0'), before using the JTAG interface.

As a general rule, it is recommended to always schedule a Software Reset before starting the JTAG clock, or deasserting the JTAG reset. In this event, the JTAG interface should be held in its reset state until the Software Reset has completed, and the BOOT_DONE_STS bit has been set.

See "[Hardware Reset, Software Reset, and Device ID](#page-207-0)" for further details of the CS47L24 Software Reset.

THERMAL SHUTDOWN AND SHORT CIRCUIT PROTECTION

The CS47L24 incorporates thermal protection functions, and also provides short-circuit detection on the Class D speaker and headphone output paths, as described below.

The temperature sensor detects when the device temperature is within normal limits or if the device is approaching a hazardous temperature condition.

The temperature sensor is an input to the Interrupt control circuit and can be used to trigger an Interrupt event - see "[Interrupts](#page-153-0)". A two-stage indication is provided, via the SPK_OVERHEAT_WARN_EINTn and SPK_OVERHEAT_EINTn interrupts.

If the upper temperature threshold (SPK OVERHEAT EINTn) is exceeded, then the Class D speaker outputs will automatically be disabled in order to protect the device. When the speaker driver shutdown is complete, a further interrupt, SPK_SHUTDOWN_EINTn, will be asserted.

The short circuit detection function for the Class D speaker outputs is triggered when the respective output drivers are enabled (using the register bits described in [Table 48\)](#page-128-0). If a short circuit is detected at this time, then the enable will be unsuccessful, and the respective output driver will not be enabled.

The Class D speaker short circuit detection provides inputs to the Interrupt control circuit and can be used to trigger an Interrupt event - see "[Interrupts](#page-153-0)".

If the Class D speaker short circuit condition is detected, then the respective driver(s) will automatically be disabled in order to protect the device. When the speaker driver shutdown is complete, a further interrupt, SPK_SHUTDOWN_EINTn, will be asserted.

To enable the Class D speaker outputs following a short circuit detection, the host processor must disable and re-enable the output driver(s) twice over (i.e., disable, enable, disable, enable). Note that the short circuit status bits will always be cleared when the drivers are disabled.

The short circuit detection function for the headphone output paths operates continuously whilst the respective output driver is enabled. If a short circuit is detected on any headphone output, then current limiting is applied, in order to protect the output driver. Note that the respective output driver will continue to operate, but the output is current-limited.

The short circuit detection function for the headphone outputs is designed to operate under a range of typical load conditions. However, it is not compatible with highly reactive loads (either inductive or capacitive), as found on some multi-driver headphones, due to phase shifting that arises under these conditions. The headphone short circuit detection function must be disabled if these load conditions may be applicable.

The short circuit detection function for the headphone output paths is enabled by default, but can be disabled using the HP1_SC_ENA register bit, described in [Table 91.](#page-204-0) The output path performance (THD, THD+N) is improved when the short circuit function is disabled.

Note that, when writing to the HP1_SC_ENA bit, care is required not to change the value of other bits in the same register, which may have changed from the default setting. Accordingly, a 'read-modify-write' sequence is required to implement this.

The headphone output short circuit detection provides inputs to the Interrupt control circuit and can be used to trigger an Interrupt event - see "[Interrupts](#page-153-0)". Note that two short circuit indications are implemented for each headphone output channel (relating to detection in the positive and negative output voltage regions respectively); if either of these indications is asserted, then a short circuit condition exists in the respective output path.

Table 91 Headphone Short Circuit Detection Control

The Thermal Shutdown and Short Circuit protection status flags can be output directly on a GPIO pin as an external indication of the associated events. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

POWER-ON RESET (POR)

The CS47L24 will remain in the reset state until AVDD, DBVDD and DCVDD are all above their respective reset thresholds. Note that specified device performance is not assured outside the voltage ranges defined in the "[Recommended Operating Conditions](#page-10-0)" section.

Refer to "[Recommended Operating Conditions](#page-10-0)" for the CS47L24 power-up sequencing requirements.

After the initial power-up, the Power-On Reset will be re-scheduled following an interruption to the DCVDD, DBVDD or AVDD supplies. Note that the AVDD supply must always be maintained whenever the DCVDD supply is present.

Following Power-On Reset (POR), a Boot Sequence is executed. The BOOT DONE STS register is asserted on completion of the Boot Sequence, as described in [Table 92.](#page-205-1) Control register writes should not be attempted until the BOOT_DONE_STS register has been asserted.

The BOOT_DONE_STS signal is an input to the Interrupt control circuit and can be used to trigger an Interrupt event -see "[Interrupts](#page-153-0)". Under default register conditions, a falling edge on the IRQ pin will indicate completion of the Boot Sequence.

The BOOT_DONE_STS signal can also generate a GPIO output, providing an external indication of the Boot Sequence. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

For details of the Boot Sequence, see "[Control Write Sequencer](#page-193-1)".

Table 92 Device Boot-Up Status

[Table 93](#page-206-0) describes the default status of the CS47L24 digital I/O pins on completion of Power-On Reset, prior to any register writes. The same default conditions are also applicable on completion of a Hardware Reset or Software Reset (see "[Hardware Reset, Software Reset, and Device ID](#page-207-0)").

Note that the default conditions described in [Table 93](#page-206-0) will not be valid if modified by the Boot Sequence. See "[Control](#page-193-1) [Write Sequencer](#page-193-1)" for details of the Boot Sequence function.

Table 93 CS47L24 Digital I/O Status in Reset

HARDWARE RESET, SOFTWARE RESET, AND DEVICE ID

The CS47L24 provides a Hardware Reset function, which is executed whenever the RESET input is asserted (logic 0). The RESET input is active low and is referenced to the DBVDD power domain.

A Hardware Reset causes most of the CS47L24 control registers to be reset to their default states. Note that the Control Write Sequencer memory and DSP firmware memory contents are retained during Hardware Reset (assuming the conditions noted below).

An internal pull-up resistor is enabled by default on the RESET pin; this can be configured using the RESET_PU register bit. A pull-down resistor is also available, as described in [Table 94.](#page-207-1) When the pull-up and pull-down resistors are both enabled, the CS47L24 provides a 'bus keeper' function on the RESET pin. The bus keeper function holds the input logic level unchanged whenever the external circuit removes the drive (e.g., if the signal is tri-stated).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3104 (OC20h) Misc Pad Ctrl 1		RESET PU		RESET Pull-up enable $0 = Disabeled$ $1 =$ Enabled Note - when RESET PD and RESET PU are both set to '1', then a 'bus keeper' function is enabled on the RESET pin.
	0	RESET PD	0	RESET Pull-down enable $0 = Disabled$ $1 =$ Enabled Note - when RESET PD and RESET PU are both set to '1', then a 'bus keeper' function is enabled on the RESET pin.

Table 94 Reset Pull-Up Configuration

A Software Reset is executed by writing any value to register R0. A Software Reset causes most of the CS47L24 control registers to be reset to their default states. Note that the Control Write Sequencer memory and DSP firmware memory contents are retained during Software Reset (assuming the conditions noted below).

The Control Write Sequencer memory contents are retained during Hardware Reset or Software Reset; these registers are only reset following a Power-On Reset (POR).

The DSP firmware memory contents are also retained during Hardware Reset and Software Reset, provided DCVDD is held above its reset threshold, and the DSPn_MEM_ENA bits are set to '1' (default).

See the "[Applications Information](#page-240-0)" section for a summary of the CS47L24 memory reset conditions. The DSPn_MEM_ENA register bits are described i[n Table 25.](#page-98-0)

Following Hardware Reset or Software Reset, a Boot Sequence is executed. The BOOT_DONE_STS register (see [Table](#page-205-1) [92\)](#page-205-1) is de-asserted during Hardware Reset and Software Reset. The BOOT_DONE_STS register is asserted on completion of the boot-up sequence. Control register writes should not be attempted until the BOOT_DONE_STS register has been asserted.

The BOOT_DONE_STS signal is an input to the Interrupt control circuit and can be used to trigger an Interrupt event see "[Interrupts](#page-153-0)".

The BOOT_DONE_STS signal can also generate a GPIO output, providing an external indication of the Boot Sequence. See "[General Purpose Input / Output](#page-138-0)" to configure a GPIO pin for this function.

For details of the Boot Sequence, see "[Control Write Sequencer](#page-193-1)".

The status of the CS47L24 digital I/O pins following Hardware Reset or Software Reset is described in the "[Power-On](#page-205-0) [Reset \(POR\)](#page-205-0)" section.

The Device ID can be read back from Register R0. The Hardware Revision can be read back from Register R1.

The Software Revision can be read back from Register R2. The Software Revision code is incremented if software driver compatibility or software feature support is changed.

Table 95 Device Reset and ID

REGISTER MAP

The CS47L24 control registers are listed below. Note that only the register addresses described here should be accessed; writing to other addresses may result in undefined behaviour. Register bits that are not documented should not be changed from the default values.

 $\frac{1}{2}$ **ENGINEERING CONSTRUCTED**

ENGINEERING CONSTRUCT

ENGINEERING CONSTRUCT

and the control of the control of the control of the control of the control of

and the control of the control of the control of the control of the control of

APPLICATIONS INFORMATION

RECOMMENDED EXTERNAL COMPONENTS

DIGITAL MICROPHONE INPUT PATHS

The CS47L24 provides up to 4 digital microphone input paths; two channels of audio data can be multiplexed on each of the DMICDATn pins. Each of these stereo pairs is clocked using the respective DMICCLKn pin.

The external connections for digital microphones, incorporating the CS47L24 microphone bias circuit, are shown later in the "[Microphone Bias Circuit](#page-240-0)" section - see [Figure 53.](#page-240-1)

Ceramic decoupling capacitors for the digital microphones may be required - refer to the specific recommendations for the application microphone(s).

When two microphones are connected to a single DMICDAT pin, the microphones must be configured to ensure that the Left mic transmits a data bit when DMICCLK is high, and the Right mic transmits a data bit when DMICCLK is low. The CS47L24 samples the digital microphone data at the end of each DMICCLK phase. Each microphone must tri-state its data output when the other microphone is transmitting. Integrated pull-down resistors can be enabled on the DMICDAT pins if required.

The voltage reference for each digital microphone interface is selectable. It is important that the selected reference for the CS47L24 interface is compatible with the applicable configuration of the external microphone.

MICROPHONE BIAS CIRCUIT

The CS47L24 is designed to interface easily with up to 4 digital microphones. Each microphone requires a supply voltage, which can be provided by the MICBIAS1 or MICBIAS2 regulators on the CS47L24.

Note that the MICVDD supply can also be used (instead of MICBIASn) as a reference or power supply for external microphones. The MICBIAS outputs are recommended, as these offer better noise performance and independent enable/disable control.

Digital microphone connection to the CS47L24 is illustrated in [Figure 53.](#page-240-1)

Ceramic decoupling capacitors for the digital microphones may be required - refer to the specific recommendations for the application microphone(s).

Figure 53 Digital Microphone Connection

The MICBIAS generators can each operate as a voltage regulator or in bypass mode. See "[Charge Pump, Regulators](#page-200-0) [and Voltage Reference](#page-200-0)" for details of the MICBIAS generators.

In Regulator mode, the MICBIAS regulators are designed to operate without external decoupling capacitors. The regulators can be configured to support a capacitive load if required (e.g., for digital microphone supply decoupling). The compatible load conditions are detailed in the "[Electrical Characteristics](#page-11-0)" section.

If the capacitive load on MICBIAS1 or MICBIAS2 exceeds the specified conditions for Regulator mode (e.g., due to a decoupling capacitor or long PCB trace), then the respective generator must be configured in Bypass mode.

The maximum output current for each MICBIAS*n* pin is noted in the "[Electrical Characteristics](#page-11-0)". This limit must be observed on each MICBIAS output, especially if more than one microphone is connected to a single MICBIAS pin. Note that the maximum output current differs between Regulator mode and Bypass mode. The MICBIAS output voltage can be adjusted using register control in Regulator mode.

HEADPHONE DRIVER OUTPUT PATH

The CS47L24 provides a stereo headphone output driver. The headphone outputs are ground-referenced, allowing direct connection to the external load(s). There is no requirement for DC blocking capacitors.

In single-ended (default) configuration, the headphone output comprises 2 independently controlled output channels, for stereo headphone or line outputs. In mono (BTL) mode, the headphone drivers provide a differential output, suitable for a mono earpiece or hearing coil load.

The headphone outputs incorporate a common mode, or ground loop, feedback path which provides rejection of systemrelated ground noise. The feedback pin must be connected to ground for normal operation of the headphone outputs.

The feedback pin should be connected to GND close to the respective headphone jack, as illustrated in [Figure 54.](#page-241-0) In mono (differential) mode, the feedback pin should be connected to the ground plane that is physically closest to the respective output PCB tracks.

It is recommended to ensure that the electrical characteristics of the PCB traces for each output pair are closely matched. This is particularly important to matching the two traces of a differential (BTL) output.

Typical headphone connections are illustrated in [Figure 54.](#page-241-0)

Figure 54 Headphone and Speaker Connections

It is common for ESD diodes to be wired to pins that link to external connectors. This provides protection from potentially harmful ESD effects. In a typical application, ESD diodes would be recommended for the headphone paths (HPOUT), when used as external headphone or line output.

The HPOUT outputs are ground-referenced, and the respective voltages may swing between +1.8V and -1.8V. The ESD diode configuration must be carefully chosen.

The recommended ESD diode configuration for these ground-referenced outputs is illustrated in [Figure 55.](#page-242-0) The 'back-toback' arrangement is necessary in order to prevent clipping and distortion of the output signal.

Note that similar care is required when connecting the CS47L24 outputs to external circuits that provide input path ESD protection - the configuration on those input circuits must be correctly designed to accommodate ground-referenced signals.

SPEAKER DRIVER OUTPUT PATH

The CS47L24 incorporates a Class D speaker driver, offering high amplifier efficiency at large signal levels. As the Class D output is a pulse width modulated signal, the choice of speakers and tracking of signals is critical for ensuring good performance and reducing EMI in this mode.

The efficiency of the speaker drivers is affected by the series resistance between the CS47L24 and the speaker (e.g. PCB track loss and inductor ESR) as shown in [Figure 56.](#page-242-1) This resistance should be as low as possible to maximise efficiency.

Figure 56 Speaker Connection Losses

The Class D output requires external filtering in order to recreate the audio signal. This may be implemented using a 2nd order LC or 1st order RC filter, or else may be achieved by using a loudspeaker whose internal inductance provides the required filter response. An LC or RC filter should be used if the loudspeaker characteristics are unknown or unsuitable, or if the length of the loudspeaker connection is likely to lead to EMI problems.

In applications where it is necessary to provide Class D filter components, a 2nd order LC filter is the recommended solution as it provides more attenuation at higher frequencies and minimises power dissipated in the filter when compared to a first order RC filter (lower ESR). This maximises both rejection of unwanted switching frequencies and overall speaker efficiency. A suitable implementation is illustrated in [Figure 57.](#page-243-0)

Figure 57 Class D Output Filter Components

A simple equivalent circuit of a loudspeaker consists of a serially connected resistor and inductor, as shown in [Figure 58.](#page-243-1) This circuit provides a low pass filter for the speaker output. If the loudspeaker characteristics are suitable, then the loudspeaker itself can be used in place of the filter components described earlier. This is known as 'filterless' operation.

For filterless Class D operation, it is important to ensure that a speaker with suitable inductance is chosen. For example, if we know the speaker impedance is $8Ω$ and the desired cut-off frequency is 20kHz, then the optimum speaker inductance may be calculated as:

$$
L = \frac{R}{2 \pi Fc} = \frac{8\Omega}{2 \pi \cdot 20kHz} = 64\mu H
$$

8 Ω loudspeakers typically have an inductance in the range 20 μ H to 100 μ H, however, it should be noted that a loudspeaker inductance will not be constant across the relevant frequencies for Class D operation (up to and beyond the Class D switching frequency). Care should be taken to ensure that the cut-off frequency of the loudspeaker's filtering is low enough to suppress the high frequency energy of the Class D switching and, in so doing, to prevent speaker damage. The Class D outputs of the CS47L24 operate at much higher frequencies than is recommended for most speakers and it must be ensured that the cut-off frequency is low enough to protect the speaker.

POWER SUPPLY / REFERENCE DECOUPLING

Electrical coupling exists particularly in digital logic systems where switching in one sub-system causes fluctuations on the power supply. This effect occurs because the inductance of the power supply acts in opposition to the changes in current flow that are caused by the logic switching. The resultant variations ('spikes') in the power supply voltage can cause malfunctions and unintentional behaviour in other components. A decoupling ('bypass') capacitor can be used as an energy storage component which will provide power to the decoupled circuit for the duration of these power supply variations, protecting it from malfunctions that could otherwise arise.

Coupling also occurs in a lower frequency form when ripple is present on the power supply rail caused by changes in the load current or by limitations of the power supply regulation method. In audio components such as the CS47L24, these variations can alter the performance of the signal path, leading to degradation in signal quality. A decoupling capacitor can be used to filter these effects, by presenting the ripple voltage with a low impedance path that does not affect the circuit to be decoupled.

These coupling effects are addressed by placing a capacitor between the supply rail and the corresponding ground reference. In the case of systems comprising multiple power supply rails, decoupling should be provided on each rail.

The recommended power supply decoupling capacitors for CS47L24 are detailed below in [Table 96.](#page-244-0)

Table 96 Power Supply Decoupling Capacitors

Note: 0.1μ F is required with 4.7 μ F a guide to the total required power rail capacitance.

All decoupling capacitors should be placed as close as possible to the CS47L24 device. The connection between AGND, the AVDD decoupling capacitor and the main system ground should be made at a single point as close as possible to the AGND balls of the CS47L24.

Due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. For most application the use of ceramic capacitors with capacitor dielectric X5R is recommended.

CHARGE PUMP COMPONENTS

The CS47L24 incorporates a Charge Pump circuit, which generates the CPVOUTP and CPVOUTN supply rails for the ground-referenced headphone drivers.

Decoupling capacitors are required on each of the Charge Pump outputs. Two fly-back capacitors are also required.

The recommended Charge Pump capacitors for CS47L24 are detailed below in [Table 97.](#page-245-0)

Table 97 Charge Pump External Capacitors

Ceramic capacitors are recommended for these Charge Pump requirements. Note that, due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. Ceramic capacitors with X5R dielectric are recommended.

The positioning of the Charge Pump capacitors is important, particularly the fly-back capacitors. These capacitors should be placed as close as possible to the CS47L24.

RECOMMENDED EXTERNAL COMPONENTS DIAGRAM

RESETS SUMMARY

The contents o[f Table 98](#page-247-0) provide a summary of the CS47L24 registers and other programmable memory under different reset conditions. The associated events and conditions are listed below.

- A Power-On Reset occurs when DCVDD, DBVDD or AVDD is below its respective reset threshold.
- A Hardware Reset occurs when the RESET input is asserted (logic 0).
- A Software Reset occurs when register R0 is written to.

Table 98 Memory Reset Summary

See "[DSP Firmware Control](#page-94-0)" for details of the configurable DSP memory behaviour.

Note that, to retain the DSP firmware memory contents during Hardware Reset or Software Reset, it must be ensured that DCVDD is held above its reset threshold.

OUTPUT SIGNAL DRIVE STRENGTH CONTROL

The CS47L24 supports configurable drive strength control for the digital output pins. This can be used to assist systemlevel integration and design considerations.

The drive strength control registers are described in [Table 99.](#page-248-0) Note that, in the case of bi-directional pins (e.g., GPIOn), the drive strength control registers are only applicable when the pin is configured as an output.

Table 99 Output Drive Strength and Slew Rate Control

DIGITAL AUDIO INTERFACE CLOCKING CONFIGURATIONS

The digital audio interfaces (AIF1, AIF2, AIF3) can be configured in Master or Slave modes. In all applications, it is important that the system clocking configuration is correctly designed. Incorrect clock configurations will lead to audible clicks arising from dropped or repeated audio samples; this is caused by the inherent tolerances of multiple asynchronous system clocks.

To ensure reliable clocking of the audio interface functions, it is a requirement that the external interface clocks (e.g., BCLK, LRCLK) are derived from the same clock source as SYSCLK (or ASYNCCLK, where applicable).

In AIF Master mode, the external BCLK and LRCLK signals are generated by the CS47L24 and synchronisation of these signals with SYSCLK (or ASYNCCLK) is ensured. In this case, clocking of the AIF is typically derived from the MCLK1 or MCLK2 inputs, either directly or via one of the Frequency Locked Loop (FLL) circuits. It is also possible to use a different interface to provide the reference clock to which the AIF Master can be synchronised.

In AIF Slave mode, the external BCLK and LRCLK signals are generated by another device, as inputs to the CS47L24. In this case, it must be ensured that the applicable system clock (SYSCLK or ASYNCCLK) is generated from a source that is synchronised to the external BCLK and LRCLK inputs.

In a typical Slave mode application, the BCLK input is selected as the clock reference, using the FLL to perform frequency shifting. It is also possible to use the MCLK1 or MCLK2 inputs, but only if the selected clock is synchronised externally to the BCLK and LRCLK inputs.

The valid AIF clocking configurations are listed in [Table 100 f](#page-249-0)or AIF Master and AIF Slave modes.

The applicable system clock (SYSCLK or ASYNCCLK) depends on the AIFn_RATE setting for the relevant digital audio interface; if AIFn_RATE < 1000, then SYSCLK is applicable; if AIFn_RATE ≥ 1000, then ASYNCCLK is applicable.

Table 100 Audio Interface (AIF) Clocking Confgurations

In each case, the SYSCLK (ASYNCCLK) frequency must be a valid ratio to the LRCLK frequency; the supported clocking rates are defined by the SYSCLK_FREQ (ASYNC_CLK_FREQ) and SAMPLE_RATE_n (ASYNC_SAMPLE_RATE_n) registers.

The valid AIF clocking configurations are illustrated in [Figure 59](#page-250-0) to [Figure 65](#page-252-0) below. Note that, where MCLK1 is illustrated as the clock source, it is equally possible to select MCLK2 as the clock source. Similarly, in cases where FLL1 is illustrated, it is equally possible to select FLL2.

Figure 59 AIF Master Mode, using MCLK as Reference

Figure 60 AIF Master Mode, using MCLK and FLL as Reference

Figure 61 AIF Master Mode, using another Interface as Reference

Figure 62 AIF Slave Mode, using BCLK and FLL as Reference

Figure 63 AIF Slave Mode, using MCLK as Reference

CS47L24

Figure 64 AIF Slave Mode, using MCLK and FLL as Reference

Figure 65 AIF Slave Mode, using another Interface as Reference

PCB LAYOUT CONSIDERATIONS

Poor PCB layout will degrade the performance and be a contributory factor in EMI, ground bounce and resistive voltage losses. All external components should be placed as close to the CS47L24 device as possible, with current loop areas kept as small as possible.

PACKAGE DIMENSIONS

NOTES:

NOTES:
1. PRIMARY DATUM -Z- AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
2. THIS DIMENSION INCLUDES STAND-OFF HEIGHT 'A1'.
3. A1 CORNER IS IDENTIFIED BY INL/LASER MARK ON TOP PACKAGE.
4. BILAT

5. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH

6. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
7. FOLLOWS JEDEC DESIGN GUIDE MO-211-C.

REVISION HISTORY

Table 101 Revision History

Revision	Changes
1.0	• Initial version
AUG '14	
2.0	• Noted inversion in Class D output path
OCT '14	• Amendment to DBVDD operating range
	• Reverted to OUT4L signal path name for Class D speaker
	Sample rate limit for DRC is 96kHz \bullet
	Note to disable PWM when SYSCLK unavailable
	Bus-keeper on GPIOs is removed
	Clocking requirements for Interrupts noted \bullet
	• Amendment to MICBn LVL voltage control
2.0	• Correction to DBVDD Absolute Maximum Rating
NOV '14	• Package Outline Drawing updated
2.1	• DSP clock status & DMA control register descriptions updated
NOV '14	• HPOUT load conditions updated
	• PWM override control register updated
2.2	• Converted to Cirrus document template
DEC '14	• Corrected AIFn RATE, FX RATE, DSPn RATE bit field positions
	• Updated Recommended External Connections to include MICBIAS1
3.0	• Electrical Characteristics updated
MAR '15	• SPI_AUTO_INC register deleted
4.0 AUG '15	• Digital I/O pull-up/pull-down resistance specification updated
	Digital mixer control requirements updated (*RATE, *FSL, and *FSH registers) • Correction to FLLn SS SEL description
	• Noted constraints for using WSEQ START to trigger write sequencer
4.1	• Clarification of PDM input/output digital signal levels
DEC '16	Electrical characteristics updated
	• Typical performance data added
	• FLL configuration and example settings updated

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to [www.cirrus.com.](http://www.cirrus.com/)

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Cirrus Logic products. Use of Cirrus Logic products may entail a choice between many different modes of operation, some or all of which may require action by the user, and some or all of which may be optional. Nothing in these materials should be interpreted as instructions or suggestions to choose one mode over another. Likewise, description of a single mode should not be interpreted as a suggestion that other modes should not be used or that they would not be suitable for operation. Features and operations described herein are for illustrative purposes only.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic and by furnishing this information, Cirrus Logic grants no license, express or implied, under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, SoundClear, and WISCE are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2014-2017 Cirrus Logic, Inc. All rights reserved.

SPI is a trademark of Motorola