
- Independent Dual Channels
- Hysteretic Control for Fast Transient Response
- 4.5-V to 25-V Input Voltage Range
- Adjustable Output Voltage Down to 1.2 V
- Synchronous Rectifier Enables Efficiencies of >95%
- Minimized External Component Count
- Separate Standby Control and Over Current Protection
- Low Supply Current . . . 0.8 mA Typ
- 30-Pin TSSOP
- Low Standby Current (1-µA maximum)
- EVM Available (TPS5602EVM-121)




SLVS217 - JUNE 1999

# description

The TPS5602 is a dual-channel synchronous buck switch-mode power supply controller

featuring very fast feedback control and minimized component count. By using the hysteretic control method, it is ideal for high-transient current applications, such as 'C6000 and multiple 'C54x DSPs. The TPS5602 is designed specifically for DSP applications that require high efficiency. Since both channels are independent, the up and down power sequencing can be easily achieved by properly setting the standby pins. The wide input voltage and adjustable output voltage make the TPS5602 suitable for many applications.

# typical design





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1999, Texas Instruments Incorporated

SLVS217 - JUNE 1999

AVAILABLE OPTIONS							
	PACKAGE						
TA	TSSOP (DBT)	EVM					
−40°C to 85°C	TPS5602IDBT	TPS5602EVM-121					
-40 C 10 85 C	TPS5602IDBTR	TF35002EVIM-121					

# functional block diagram





SLVS217 - JUNE 1999

# **Terminal Functions**

TERMIN	NAL		
NAME	NO.	1/0	DESCRIPTION
COMP	12	I/O	Voltage monitor comparator input
С <sub>Т</sub>	5	I/O	The oscillator frequency external capacitor connection
GND	7		Control GND
INV1	1	I	CH1 hysteretic comparator inverting input
INV2	15	I	CH2 hysteretic comparator inverting input
LH1	30	I/O	CH2 high-side gate drive boost capacitor input
LH2	16	I/O	CH1 high-side gate drive boost capacitor input
LL1	28	I/O	CH1 high-side drive and current protection
LL2	18	I/O	CH2 high-side drive and current protection
NC	2, 4, 6, 14		
OUT1_d	27	I/O	CH1 low-side gate drive output
OUT2_d	19	0	CH2 low-side gate drive output
OUT1_u	29	0	CH1 high-side switch output
OUT2_u	17	0	CH2 high-side switch output
OUTGND1	26		Output GND 1
OUTGND2	20		Output GND 2
REF	8	0	1.185-V reference voltage output
REG5V_IN	21	Ι	External 5-V input
SOFTSTART1	3	I/O	CH1 soft start control external capacitor connection
SOFTSTART2	13	I/O	CH2 soft start control external capacitor connection
STBY1	9	Ι	CH1 standby control
STBY2	10	Ι	CH2 standby control
TRIP1	25	Ι	CH1 output current control input
TRIP2	23	Ι	CH2 output current control input
VCC	11	Ι	Supply voltage input
Vref5	22	0	5-V internal regulator output
V <sub>CC</sub> SENSE	24	Ι	Supply voltage sense input

## detailed description

#### vref (1.185 V)

The reference voltage is used for the output voltage setting and the voltage protection (COMP).

## vref (5 V)

An internal linear voltage regulator offers a fixed 5-V voltage as the bootstrap voltage so that the design for the bootstrap is much easier. The tolerance is 6%. The extra current capability can also be used to power external circuitry.

#### 5-V switch

If the internal 5-V switch senses a 5-V input from REG5V pin, the internal 5-V linear regulator will be disconnected from the MOSFET drivers. The external 5-V will be used for the low-side driver and the high-side bootstrap, thus increasing the efficiency.



## detailed description (continued)

#### hysteretic comparator

Each channel has a hysteretic comparator to regulate the output voltage of the synchronous-buck converter. The hysteresis is set internally and is typically 8.5 mV. The total delay from the comparator input to the driver output is typically 500 ns from low to high and 350 ns from high to low.

### low-side driver

The low-side driver is designed to driver low-Rds(on) n-channel MOSFETs. The maximum drive voltage is 5 V from Vref5. The current rating of the driver is typically 1 A, source and sink.

## high-side driver

The high side driver is designed to drive low-Rds(on) n-channel MOSFETs. The current rating of the driver is 1 A, source and sink. When configured as a floating driver, the bias voltage to the driver is developed from the Vref5, limiting the maximum drive voltage between OUTxU and LLx to 5 V. The maximum voltage that can be applied between LHx and OUTGNDx is 30 V.

### deadtime control

Deadtime control prevents shoot-through current from flowing through the main power FETs during switching transitions by actively controlling the turnon time of the MOSFETs drivers. The typical deadtime from low-side-driver-off to high-side-driver-on is 75 ns and 164 ns from high-side-driver-off to low-side-driver-on.

### current protection

The current protection is achieved by sensing the high-side power MOSFET drain-to-source voltage drop during on-time through V<sub>CC</sub>Sense and LLx pins. An external resistor between Vin and TRIPx pin with the internal current source connected to the current comparator negative input adjusts the current limit. The typical internal current source current is 15  $\mu$ A. When the voltage on the positive pin is lower than the negative pin, the current comparator turns on the trigger, and then activates the oscillator. This oscillator repeatedly resets the trigger until the overcurrent condition is removed. The equation for the external resistor selection is:

$$RcImt = \frac{Rds(on) \times (Itrip + Iind(p-p)/2)}{0.000015}$$

Where Rds(on) is the MOSFET turnon resistance; Itrip is the required trip current; lind(p-p) is the peak-to-peak inductor ripple current. Itrip must be greater than  $0.5 \times lind(p-p)$ . The tolerance is  $\pm 30\%$ .

## COMP

COMP is an internal comparator used for any voltage protection such as the output under-voltage protection for DSP power applications. If the core voltage is lower than the setpoint, the comparator turns off both channels to prevent the DSP from damage.

## SOFT1, SOFT2

Separate soft-start terminals make it possible to set the sequencing of each output for any possibility. The capacitor value for a start-up time can be calculated by the following equation:

$$C = 2 \times T$$
 ( $\mu F$ )

Where C is the external capacitor value, T is the required start-up time in (ms).

## STBY1, STBY2

Both channels can be switched into standby mode separately by grounding the STBY pin. The standby current is less than 1  $\mu$ A. The STBY pins can be used for sequencing.

## UVLO

When the input voltage rises to about 3.8 V, the IC is turned on, ready to function. When the input voltage falls below the turnon value, the IC is turned off. The typical hysteresis is 149 mV.



# absolute maximum ratings over operating free-air temperature (see Note 1) (unless otherwise noted)<sup> $\dagger$ </sup>

$\begin{array}{llllllllllllllllllllllllllllllllllll$	-0.3 V to 7 V         -0.3 V to 7 V         -0.3 V to 7 V         -0.3 V to 6 V         -0.3 V to 15 V         -0.3 V to 27 V         -0.3 V to 32 V         -0.3 V to 7 V         See Dissipation Table         -40°C to 85°C
	−40°C to 85°C 125°C
~	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to GND terminal.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> = 25°C	T <sub>A</sub> ≥ 25°C	T <sub>A</sub> = 85°C
	POWER DISSIPATION	DERATING FACTOR	POWER DISSIPATION
DBT	874 mW	6.993 mW/°C	454 mW

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V	CC	4.5		25	V
	INV1/2			6	
	COMP			6	
	SOFTSTART1/2			6	
Input voltage, V <sub>I</sub>	REG5V_IN			5.5	V
	STBY1/STBY2			12	
	TRIP1/2 VCC_SENCE			25	
Operation junction	temperature range, T <sub>A</sub>	-40		85	°C

# electrical characteristics over recommended $T_A = -40^{\circ}C$ to 85°C temperature range, $V_{CC} = 7 V$ (unless otherwise noted)

#### reference voltage

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V <sub>ref</sub>	Reference voltage	$T_A = 25^{\circ}C$ ,	l <sub>vref</sub> = 50 μA	1.167	1.185	1.203	V
		$V_{I} = 4.5 V$ to 25 V,	$I = 1 \ \mu A$ to 1 mA	1.155		1.215	v
VI(Regin)	Line regulation	$V_{CC}$ = 5.5 V to 25 V,	I = 50 μA		0.2	12	mV
VI(Regl)	Load regulation	$I = 1 \ \mu A$ to 1 mA,			0.5	10	mV



SLVS217 - JUNE 1999

#### quiescent current

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ICC	Operating current without switching	Both STBY >2.5 V, No switching $V_I = 4.5 V$ to 25 V		0.8	1.5	mA
I(CCS)	Stand-by current	Both STBY <0.5 V, $V_I = 4.5$ V to 25 V		1	1000	nA

## hysteretic comparator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>hys</sub> †	Hysteresis window		5.5	8.5	11.5	mV
V <sub>H(off)</sub>	Offset voltage			2		mV
I <sub>H(bias)</sub>	Bias current			10		pА
<sup>t</sup> (HLT) <sup>, t</sup> (LHT)		TTL input signal		230		
<sup>t</sup> (LH)	Propagation delay from INV to OUTxU <sup>‡</sup>	10 mV overdrive on hysteretic band signal		500	650	ns
<sup>t</sup> (HI)				350	500	

<sup>†</sup> V<sub>hys</sub> is assured by design.
<sup>‡</sup> The delay time in the table includes the driver.

#### driver deadtime

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> (DRVLH)	Low side to high side			90		
<sup>t</sup> (DRVHL)	High side to low side			160		ns

## standby

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ι <sub>Η</sub>	High-level input voltage	CTDV1 CTDV2	2.5			V
۱L	Low-level input voltage	STBY1, STBY2			0.5	V
Tturn-on	Propagation delay	Staby to driver output		7.2		μs
Tturn-off	Topagation delay			4.8		μο

### 5 V regulator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VO	Output voltage	I = 10 mA	4.7		5.3	V
V <sub>I(Regin)</sub>	Lood regulation	$V_{CC} = 5.5 \text{ V to } 25 \text{ V},  I = 10 \text{ mA}$			20	mV
V <sub>I(Regl)</sub>	Load regulation	I = 1 mA to 10 mA, $V_{CC} = 5.5 V$			40	ΠV
IOS	Short-circuit output current	Vref = 0 V		80		mA



SLVS217 - JUNE 1999

# electrical characteristics over recommended free-air temperature range, $V_{CC}$ = 7 V (unless otherwise noted) (continued)

#### 5-V internal switch

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VTLH	Thrashold voltage		4.2		4.9	V
VTHL	Threshold voltage		4.1		4.7	v
Rson	On-time resistance			2.5	8	Ω
V <sub>hys</sub>	Hysteresis		50		250	mV

#### current limit

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Internal current source		10	15	20	μΑ
Input offset voltage			2.5		mV

#### UVLO

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>(TLH)</sub>	Threshold voltage		3.6	4.2	V
V <sub>(THL)</sub>	Threshold voltage		3.5	4.1	v
	Hysteresis		50	250	mV

### driver output

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
OUT_u sink current	$V_{O} = 3 V$		0.5	1.2		А
OUT_u source current	$V_{O} = 2 V$		-1	-1.7		A
OUT_d sink current	$V_{O} = 3 V$		0.5	1.2		А
OUT_d source current	$V_{O} = 2 V$	-1	-1.7		A	
Rise time	High side driver is GND referenced, Input: INV = $0 V - 3 V$ ,	C <sub>L</sub> = 2200 pF		25.6		ns
	$t_{\rm f}/t_{\rm f} = 10$ ns, Frequency = 200 kHz,	C <sub>L</sub> = 3300 pF		30.8		19
Fall time	High side driver is GND referenced, Input: INV = $0 V - 3 V$ ,	C <sub>L</sub> = 2200 pF		23.2	23.2	
	$t_{\rm f}/t_{\rm f} = 10$ ns, Frequency = 200 kHz,	C <sub>L</sub> = 3300 pF		25.2		ns

#### Softstart

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I(CTRL)	Softstart current		1.8	2.5	3	μΑ
	Maximum discharge current			0.92		mA

#### COMP<sup>†</sup>


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Threshold voltage		1	1.1	1.25	V
Turn on	Propagation delay 50% duty cycle,	Frequency = 200 kHz		452		ns
Turn off	No capacitor on COMP or OUT_u pin,	Frequency = 200 ki iz		384		

<sup>†</sup> The delay time in the table includes the drivers.

## oscillator


PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Frequency without Ct		202.4		kHz
Frequency with Ct	Ct = 100 pF	67.5		kHz








SLVS217 - JUNE 1999



# **TYPICAL CHARACTERISTICS**




SLVS217 - JUNE 1999





# **APPLICATION INFORMATION**





SLVS217 – JUNE 1999

# **APPLICATION INFORMATION**

## application for DSP power

The design shown in this data sheet is a reference design for a DSP application. An evaluation module (EVM), TPS5602EVM-121 (SLVP121), is available for customer testing and evaluation. The intent is to allow a customer to fully evaluate the given design using the plug-in EVM supply shown here. The input voltage for this EVM is from 4.5 V to 9 V. The outputs are 1.8 V at 4 A and 3.3 V at 3 A. By changing few components this EVM can be used for different operating specifications such as high-input voltage.

This application provides the following power supply sequence: the core power goes up before the I/O supply, and if the core power is brought down by abnormal condition, the I/O power will be brought down with it.

To help the customers to design the power supply using the TPS5602, key design procedures are shown below:

### switching frequency

With hysteretic control, the switching frequency is a function of the input voltage, the output voltage, the hysteresis window, the delay of the hysteresis comparator and the driver, the output inductance, the resistance in the output inductor, the output capacitance, the ESR and ESL in the output capacitor, the output current, and the turn on resistance of high side and low side MOSFET. It is a very complex equation if everything is included. To make it more useful to the designers, a simplified equation only considers the most influential factors. The tolerance of this equation is about 30%:

$$fs = \frac{Vout \times (Vin - Vout) \times (ESR - (10 \times 10^{-7} + Td)/Cout)}{Vin \times (Vin \times ESR \times (10 \times 10^{-7} + Td) + 0.007 \times Lout - ESL \times Vin)}$$

Where fs is the switching frequency (Hz); *Vout* is the output voltage (V); *Vin* is the input voltage (V); *Cout* is the output capacitance; *ESR* is the equivalent series resistance in the output capacitor ( $\Omega$ ); *ESL* is the equivalent series inductance in the output capacitor (H); *Lout* is the output inductance (H); and *Td* is the output feedback filter time constant (S).

Example: Vin = 5 V, Vout = 1.8 V, Cout = 680 μF: ESR = 40 mΩ; ESL = 3 nH; Lout = 6 μH; Td = 0.5 μs

Then, the frequency fs = 122 kHz.

#### output inductor ripple current

The output inductor current ripple can affect not only the efficiency and the inductor saturation, but also the output capacitor selection. The equation is exhibited below:

$$Iripple = \frac{Vin - Vout - Iout \times (Rdson + R_L)}{Lout} \times D \times Ts$$

Where *Iripple* is the peak-to-peak ripple current through the inductor (A); Vin is the input voltage (V); Vout is the output voltage (V); Iout is the output current; Rdson is the on-time resistance of MOSFET ( $\Omega$ ); D is the duty cycle; and Ts is the switching cycle (S). From the equation, it can be seen that the current ripple can be adjusted by changing the output inductor value.

Example: Vin = 5 V, Vout = 1.8 V, Iout = 5 A: Rdson = 10 m $\Omega$ ; RL = 5 m $\Omega$ ; D = 0.36; Ts = 10 mS; Lout = 6  $\mu$ H Then, the ripple current Iripple = 2 A.



# **APPLICATION INFORMATION**

# application for DSP power (continued)

#### output capacitor RMS current

Assuming the inductor ripple current totally goes through the output capacitor to ground, the RMS current in the output capacitor can be calculated as:

$$lo(rms) = \frac{\Delta I}{\sqrt{12}}$$

Where Io(rms) is the maximum RMS current in the output capacitor (A);  $\Delta I$  is the peak–to–peak inductor ripple current (A).

Example:  $\Delta I = 2 A$ , so lo(rms) = 0.58 A

#### input capacitor RMS current

Assuming the input ripple current totally goes into the input capacitor to the power ground, the RMS current in the input capacitor can be calculated as:

$$li(rms) = lo \times (D \times \sqrt{(1-D)} + (1-D) \times \sqrt{D})$$

Where *li(rms)* is the input RMS current in the input capacitor (A); *lo* is the output current (A); D is the duty cycle. From the equation, it can be seen that the highest input RMS current usually occurs at lowest input voltage.

Example: lo = 5 A; D = 0.36Then, li(rms) = 3.36 A

#### softstart

The softstart timing can be adjusted by selecting the softstart capacitor value. The equation is

 $C_{\text{soft}} = 2 \times T_{\text{soft}}$ 

Where  $C_{\text{soft}}$  is the softstart capacitance ( $\mu$ F);  $T_{\text{soft}}$  is the start-up time pin (S).

Example: Tsoft = 5 ms, so  $Csoft = 0.01 \mu F$ .

#### current protection

The current protection in TPS5602 is set using an internal current source and an external resistor to set up the current limit. The sensed high side MOSFET drain-to-source voltage drop is compared to the set point; if the voltage drop exceeds the limit, the internal oscillator is activated, and continuously resets the current limit until the over-current condition is removed. The equation below should be used for calculating the external resistor value for current protection:

 $RcImt = \frac{Rds(on) \times (Itrip + Iind(p-p)/2)}{0.000015}$ 

Where Rclmt is the external current limit resistor (R10, R11); Rds(on) is the high side MOSFET on resistance; Itrip is the required current limit; lind(p-p) is the peak-to-peak output inductor current.

Example:  $Rds(on) = 10 m\Omega$ , Itrip = 5 A, Lind = 2 A, so  $RcImt = 4 k\Omega$ .



SLVS217 – JUNE 1999

# APPLICATION INFORMATION

# application for DSP power (continued)

# sequencing and under voltage protection

The EVM design uses the standby pins to implement power sequencing. There are two ways to achieve the protection: one uses a voltage supervisory circuit such as the TI TPS3305-18, the other uses a low cost comparator, such as the TI TLV1391. The standby pin for the second channel is pulled low by either the supervisory circuit or the external protection comparator until the first channel output voltage is above the start-up threshold voltage. With the protection hysteresis, during the power down, if the core voltage is lower than, for example, 1.3 V, the 3.3 output will be pulled down together. During the normal operation, if the core voltage is lost, the I/O voltage will be pulled down at the same time. This protection circuit prevents the DSPs from any damage caused by the malfunctioning power supply. The equation displayed below uses the comparator for the protection setpoint:

Assuming R16 is much larger than R17, and R19 is 10 kΩ, and the R13 value is adjusted for the turnon setpoint:

$$R13 = \frac{(Von - 1.2) \times (R16 \parallel R19)}{1.2}$$

Where Von is the required turn on setpoint. For the turn-off setpoint, R16 is adjusted,

$$R16 = \frac{R13 \times R19 \times (1.2 - Vin)}{R19 \times (Voff - 1.2) - 1.2 \times R13}$$

By solving these equations together, or using a spreadsheet to iterate, the setpoints can be easily derived. The two equations are used for the verification:

$$Von = \frac{1.2 \times (R13 + (R16 \parallel R19))}{(R16 \parallel R19)} \text{ and } Voff = R13 \times \left(\frac{1.2 - Vin}{R16} + \frac{1.2}{R19} + \frac{1.2}{R13}\right)$$

Where Von and Voff are the turnon and turnoff setpoints respectively

Example can be found by using the numbers in the bill of materials.

## layout considerations

Good power supply results will only occur when care is given to proper design and layout. Layout will affect noise pickup and generation and can cause a good design to perform with less than expected results. With a range of currents from milliamps to tens or even hundreds of amps, good power supply layout is much more difficult than most general PCB designs. The general design should proceed from the switching node to the output, then back to the driver section and, finally, placing the low-level components. Below are several specific points to consider *before* layout of a TPS5602 design begins.

- All sensitive analog components should be referenced to ANAGND. These include components connected to Vref5, Vref, INV, LH, and COMP.
- Analog ground and drive ground should be isolated as much as possible. Ideally, analog ground will connect to the ground side of the bulk storage capacitors on V<sub>O</sub>, and drive ground will connect to the main ground plane close to the source of the low-side FET.
- Connections from the drivers to the gate of the power FETs should be as short and wide as possible to reduce stray inductance. This becomes more critical if external gate resistors are not being used.
- The bypass capacitor for V<sub>CC</sub> should be placed close to the TPS5602.




# APPLICATION INFORMATION

## layout considerations (continued)

- When configuring the high-side driver as a floating driver, the connection from LL to the power FETs should be as short and as wide as possible.
- When configuring the high-side driver as a floating driver, the bootstrap capacitor (connected from LH to LL) should be placed close to the TPS5602.
- When configuring the high-side driver as a ground-referenced driver, LL should be connected to DRVGND.
- The bulk storage capacitors across V<sub>IN</sub> should be placed close to the power FETs. High-frequency bypass
  capacitors should be placed in parallel with the bulk capacitors and connected close to the drain of the
  high-side FET and to the source of the low-side FET.
- High-frequency bypass capacitors should be placed across the bulk storage capacitors on V<sub>O</sub>.
- LH and LL should be connected very close to the drain and source, respectively, of the high-side FET. LH
  and LL should be routed very close to each other to minimize differential-mode noise coupling to these
  traces. Ceramic decoupling capacitors should be placed close to where HISENSE connects to V<sub>IN</sub>, to
  reduce high-frequency noise coupling on HISENSE.
- The output voltage sensing trace should be isolated from the switching node and/or inductor pulses by the use of a ground trace or plane.

## test results


The tests are conducted at  $T_A = 25^{\circ}C$ , the input voltage is 5 V (if not specifically noted).





SLVS217 - JUNE 1999


# **APPLICATION INFORMATION**





SLVS217 - JUNE 1999








Figure 21




Figure 23

 POWER-UP SEQUENCING

 3.3 V

 200 ms

 3.3 V

 1 V/div

 1 V/div

 1 V/div

 1 N/div


 1 N/div

Figure 22



SLVS217 - JUNE 1999

# **APPLICATION INFORMATION**



## Figure 24

#### **TRANSIENT RESPONSE (UNDERSHOOT)**




Figure 25



# **APPLICATION INFORMATION**

# Table 1. SLVP121 Bill of Materials

REF.	PART NUMBER	MFR.	DESCRIPTION	SIZE
C1†			Open	
C2	Std		Capacitor, ceramic, 470 pF,16 V, X7R, 20%	805
C3	Std		Capacitor, ceramic, 2200 pF,16 V, X7R, 20%	805
C4	GRM235Y5V106Z016A	muRata	Capacitor, ceramic, 10 µF, 16 V, Y5V	1210
C5†			Open	805
C6	Std		Capacitor, ceramic, 1 µF, 16 V, X7R, 20%	1206
C7	Std		Capacitor, ceramic, 2200 pF, 16 V, X7R, 20%	805
C8	Std		Capacitor, ceramic, 2200 pF, 16 V, X7R, 20%	805
C9	GRK316F225ZG	Taiyo Yuden	Capacitor, ceramic, 2.2 µF, 35 V, X7R, 20%	1206
C11	GRK316F225ZG	Taiyo Yuden	Capacitor, ceramic, 2.2 µF, 35 V, X7R, 20%	1206
C12	GRK316F225ZG	Taiyo Yuden	Capacitor, ceramic, 2.2 µF, 35 V, X7R, 20%	1206
C13†	Std		Open	805
C14†	Std		Open	805
C15	10TPB220M	SANYO	Capacitor, electrolytic, 220 µF, 10 V, 20%	10×10 mm
C16	2R5TPB680M	SANYO	Capacitor, POSCAP, 680 µF, 2.5 V, 20%	7.3×4.3 mm
C17	4TPB470M	SANYO	Capacitor, POSCAP, 470 µF, 4 V, 20%	7.3×4.3 mm
C18	GMK325F106ZH	Taiyo Yuden	Capacitor, ceramic, 10 µF, 35 V	1210
C21	GMK325F106ZH	Taiyo Yuden	Capacitor, ceramic, 10 μF, 35 V	1210
D1	SD103-AWDICT-ND	Digikey	Diode, Schottky, 40 mA, 200 mA, 400 mW	3.5×1.5 mm
D2	SD103-AWDICT-ND	Digikey	Diode, Schottky, 40 mA, 200 mA, 400 mW	3.5×1.5 mm
J1	S1132-12-ND	Sullins	Header, right angle, 12-pin, 0.1 ctrs, 0.3" pins	Digikey, S1132–12–ND
L2	DO3316P-682	Coilcraft	Inductor, 6.8 μH, 4.4 A	0.5x0.37 in
L3	DO3316P-103	Coilcraft	Inductor 10 μH, 3.9 A	0.5x0.37 in
Q1–Q4	Si441DY Rev. A	Siliconix	MOSFET, N-Ch, 30 V, 10-A, 0.013 Ω	SO-8
R1	Std		Resistor, SMD, MF, 1.74 kΩ, 1/8W, 1%	805
R4	Std		Resistor, SMD, MF, 680 Ω, 1/8W, 1%	805
R6	Std		Resistor, SMD, MF, 910 Ω, 1/8W, 1%	805
R7	Std		Resistor, SMD, MF, 1.21 kΩ, 1/8W, 1%	805
R8	Std		Resistor, SMD, MF, 15 Ω, 1/8W, 5%	805
R9	Std		Resistor, SMD, MF, 15 Ω, 1/8W, 5%	805
R10	Std		Resistor, SMD, MF, 5.1 kΩ, 1/8W, 5%	805
R11	Std		Resistor, SMD, MF, 5.1 kΩ, 1/8W, 5%	805
R13†	Std		Open, resistor, SMD, MF, 3.3 kΩ, 1/8W, 5%	805
R14	Std		Open, resistor, SMD, MF, kΩ, 1/8W, 5%	805
R15†	Std		Open, resistor, SMD, MF, 1 kΩ, 1/8W, 5%	805
R16†	Std		Open, resistor, SMD, MF, 200 kΩ, 1/8W, 5%	805
R17†	Std		Open, resistor, SMD, MF, 10 kΩ, 1/8W, 5%	805
R18†	Std		Open, resistor, SMD, MF, 1 kΩ, 1/8W, 5%	805
R19†	Std		Open, resistor, SMD, MF, 10 kΩ, 1/8W, 5%	805
R20†	Std		Open, resistor, SMD, MF, 0 kΩ	805
U1	TPS5602DBT	TI	Dual channel controller	TSSOP 30-pin
U2†	TLV1391	TI	Open, single Comparator	SOT-23
U3	TPS3305-18D	ТІ	Supervisor	D

NOTE: This table is for 5–9 V input voltage and 3.3 V/1.8 V only.

<sup>†</sup> Any components with <sup>†</sup> are for optional test purpose only.




SLVS217 - JUNE 1999


# **APPLICATION INFORMATION**

To change the EVM operating specifications, several suggestions are shown in the following table.

HIGH INPUT VOLTAGE (TO 25 V)	2.5 V OUTPUT VOLTAGE	LOW-COST POWER SEQUENCING	COMPONENT SECOND SOURCE			
	Change R1 to 1 k $\Omega$	Remove U3	Q1–4	IR7811 for higher efficiency		
Add R15 (1 kΩ)	Change Rt to 1.2 k $\Omega$	Add U2				
Change C15 to ELNA RV-35V221MH10-R (35 V, 220 μF)	Change U3 to TPS3305-25D	Add R13, R16, R17, R19				




# **TOP SIDE**



**BOTTOM SIDE** 



SLVS217 - JUNE 1999




## **APPLICATION INFORMATION**

**BOARD ASSEMBLY** 



SLVS217 - JUNE 1999



# **APPLICATION INFORMATION**

Figure 26. Test Setup




SLVS217 - JUNE 1999

## MECHANICAL DATA

DBT (R-PDSO-G\*\*) 30 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153 except for pin count and body length





10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS5602IDBT	ACTIVE	TSSOP	DBT	30	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PU5602	Samples
TPS5602IDBTR	ACTIVE	TSSOP	DBT	30	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PU5602	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020




Texas


STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions	are	nominal	


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS5602IDBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS5602IDBTR	TSSOP	DBT	30	2000	356.0	356.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS5602IDBT	DBT	TSSOP	30	60	530	10.2	3600	3.5

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated