

## FEATURES

1Gb NonVolatile SDRAM4 Spin Transfer Torque MRAM

- 128Mb x8, 64Mb x16 Organization
- Supports most DDR4 features
- Page size of 1024 bits for x8, 2048 bits for x16
- VDD = VDDQ = 1.2v
- VPP = 2.5V
- ~~high ixт ↑ Ц↑ G IIЕ~~ ~~¤ т I ixт ↑ Ц↑ G↑ т IX~~
- 667MHz clock frequency (fCK)
- On-Device Termination
- Multipurpose register READ and WRITE capability
- PerDevice addressability (PDA)
- Connectivity Test
- On-Chip DLL aligns DQ, DQS, ~~DQS~~ with CK transition
- Burst lengths of 8 addresses
- All addresses and control inputs are latched on rising edge of the clock
- Bit Error Rate (BER)  $< 1 \times 10^{11}$
- Data Retention = 3 months at 70C
- Cycle Endurance =  $1 \times 10^{10}$
- StandardFBGA package options (Pb-free):
  - 78-ball (10mm x 13mm) package (x8)
  - 96-ball (10mm x 13mm) package (x16)
- Timing cycle time
  - 1.5ns @ CL = 10 (DDR4 1333)
  - 1.5ns @ CWL = 9 (DDR4 1333)



¤ . [ 9 IXb / h b ¤ 9 b ¤ {


---

1. CONVENTIONS, DEFINITIONS AND COPYRIGHTS.....	10
1.1 Signal Naming Convention.....	10
1.2 Device Pin Signal Level.....	10
1.3 Bus Signal Level.....	10
2. FUNCTIONAL DESCRIPTION.....	11
3. STDDR4 SPECIFICATION ENHANCEMENTS, DEVIATIONS & UNSUPPORTED OPTIONS	
4. SIMPLIFIED STATE DIAGRAM.....	17
5. FUNCTIONAL BLOCK DIAGRAM.....	19
5.1 Available Speed Bins.....	21
5.2 Addressing Scheme.....	21
6. PACKAGING and SIGNAL DESCRIPTIONS.....	22
7. ELECTRICAL SPECIFICATIONS.....	27
7.1 Absolute Maximum Ratings.....	27
7.2 Operating Temperature Range.....	28
7.3 ACDC OPERATING CONDITIONS.....	28
7.4 VREFCA Supply.....	29
7.5 VREFDO Supply and Calibration Ranges.....	30
7.6 VREFDQ Ranges.....	30
7.7 SPEED BIN OPERATING CONDITIONS.....	32
8. I <sub>DD</sub> , I <sub>PP</sub> AND I <sub>DQ</sub> SPECIFICATION PARAMETERS.....	33
8.1 Current Specification Patterns and Test Conditions.....	33
9. ELECTRICAL CHARACTERISTICS AND AC TIMING PARAMETERS.....	50
10. POWER UP INITIALIZATION SEQUENCE.....	59
10.1 Default Values.....	59
10.2 Power Up Initialization Sequence.....	59
10.3 Reset with Stable Power.....	62
10.4 Uncontrolled Power Down Sequence.....	63
11. MODE REGISTERS.....	63
11.1 Programing the Mode Registers.....	63
11.2 Mode Register Structure.....	66
11.3 MPR Reads.....	75
11.4 MPR Readout Format.....	76
11.5 MPR Readout Serial Format.....	76

11.6 MPR Writes.....	80
<b>12. COMMAND DESCRIPTIONS.....</b>	<b>85</b>
12.1 DLL.....	89
12.1.1 DLL On/Off Switching Procedure.....	90
12.1.2 Switch DLL to Off.....	90
12.1.3 DLL Off Mode.....	91
12.1.4 Switch DLL to On.....	92
12.2 Input Clock Frequency Change.....	93
12.3 Write Leveling.....	95
12.4 Settings for Write Leveling and Termination.....	95
12.5 Write Leveling Procedure Description.....	95
12.6 Write Leveling Mode Exit.....	97
12.7 Per Device Addressability (PDA).....	98
12.8 VREFDQ Calibration.....	100
12.9 VREFDQ Step Size.....	101
12.10 VREFDQ Increment and Decrement Timing.....	102
12.10.1 Range 1 Calibration.....	104
12.10.2 Range 2 Calibration.....	104
12.11 VREFDQ Target Settings.....	108
12.12 Connectivity Test Mode.....	109
12.12.1 Minimum Terms Definition for Logic Equations.....	111
12.12.2 Logic Equations for x8 Operation.....	111
12.12.3 Logic Equations for x16 Operation.....	111
12.13 CT Input Timing Requirements.....	112
12.14 ACTIVATE Command.....	113
12.15 PRECHARGE Command.....	114
12.16 REFRESH Command (store all operation).....	114
12.17 Bank Staggering.....	115
12.18 SELREFRESH Operation.....	116
12.18.1 SelfRefresh Abort.....	118
12.19 PowerDown Mode.....	118
12.20 Data Mask.....	126
12.21 Programmable Preamble Modes and DQS Postamble.....	127
12.21.1 WRITE Preamble Mode.....	127
12.21.2 READ Preamble Mode.....	127
12.21.3 READ Preamble Training.....	127
12.21.4 WRITE Postamble.....	128
12.21.5 READ Postamble.....	128
12.22 READ Operation.....	128
12.22.1 READ Timing Definitions.....	128
12.22.2 READ Timing Clock-to-Data Strobe Relationship.....	130
12.22.3 READ Timing Data Strobe-to-Data Relationship.....	131

---

12.22.4 LZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) Calculations.....	132
12.22.5 READ Burst Operation.....	136
12.23 WRITE Operation.....	148
12.23.2 WRITE Burst Operation.....	154
12.24 WRITE Operation Followed by Another WRITE Operation.....	156
12.25 ZQ Calibration Commands.....	163
12.26 On-Die Termination.....	164
<b>13. ORDERABLE PART NUMBERS (OPN).....</b>	<b>165</b>
13.1 Orderable Part Number (OPN) Decoder.....	166
13.2 PACKAGE OUTLINE DRAWINGS.....	168

[ L { ☰ h C ☰ ! . [ 9 {

Table 1- JESD79A Specification Enhancements.....	12
Table 2- JESD79A Specification Deviations.....	13
Table 3- JESD79A Unsupported Feature Options.....	14
Table 4- State Diagram Command Definitions.....	18
Table 5- STDDR4 Specific Features.....	21
Table 6- Available Speed Bins.....	21
Table 7- Addressing Scheme.....	21
Table 8- 78-ball FBGA x8 (top view).....	22
Table 9- 96-ball FBGA x16 (top view).....	23
Table 10- Signal Functions and Descriptions.....	23
Table 11- Package Thermal Characteristics.....	27
Table 12- Absolute Maximum Ratings.....	27
Table 13- Operating Temperature Range.....	28
Table 14- Recommended Supply Operating Conditions.....	28
Table 15- Slew Rate.....	28
Table 16- Leakage.....	29
Table 17- V <sub>REFDQ</sub> Supply and Calibration Ranges.....	31
Table 18- STDDR41333 Speed Bin Operating Conditions.....	32
Table 19- I <sub>DD</sub> , I <sub>PP</sub> and I <sub>DQ</sub> Current Limits (mA).....	33
Table 20- IDD0 and IPP0 Measurement Loop Pattern.....	35
Table 21- IDD1 and IPP1 Measurement Loop Pattern.....	38
Table 22- IDD2N, IDD2NL, IDD2NG, IDD2ND, IDD2N_par, IPP2, IDD3ND3NL and I Measurement Loop Pattern.....	41
Table 23- IDD2NT and IDDQ2NT Measurement Loop Pattern.....	42
Table 24- IDD4R, IDD4RB and IDDQ4R Measurement Loop Pattern.....	43
Table 25- IDD4W, IDD4WB and IDD4W_par Measurement Loop Pattern.....	44
Table 26- IDD5B Measurement Loop Pattern.....	45
Table 27- IDD7 Measurement Loop Pattern.....	Error! Bookmark not defined.
Table 28- Clock Timing.....	50
Table 29- DQ Input Timing.....	51
Table 30- DQ Output Timing.....	52
Table 31- DQ Strobe Input Timing.....	52
Table 32- DQ Strobe Output Timing.....	53
Table 33- Command and Address Timing.....	54
Table 34- Command and Address Timing with (CL).....	55
Table 35- MRS Command Timing.....	56
Table 36- MPR Command Timing.....	56
Table 37- Connectivity Test Timing.....	56
Table 38- Calibration and NFEFDQ Train Timing.....	56

Table 39 Initialization and Reset Timing.....	57
Table 40 Refresh Timing.....	57
Table 41 SelfRefresh Timing.....	57
Table 42 Power Down Timing.....	58
Table 43 Write Leveling Timing.....	59
Table 44 Mode Register 0 (MR0).....	66
Table 45 Mode Register 1 (MR1).....	67
Table 46 Mode Register 2 (MR2).....	68
Table 47 Mode Register 3 (MR3).....	68
Table 48 MPR Page 0 (Training Pattern).....	69
Table 49 MPR Page 1 (Not Defined).....	69
Table 50 MPR Page 2 (MRS Readout).....	70
Table 51 MPR Page 3 (Vendor Use Only).....	70
Table 52 Mode Register 4 (MR4).....	71
Table 53 Mode Register 5 (MR5).....	72
Table 54 Mode Register 6 (MR6).....	73
Table 55 VREFDQ Range and Levels.....	74
Table 56 tCCD_L.....	75
Table 57 MPR Readout Serial Format (x8).....	77
Table 58 MPR Readout Serial Format (x16).....	77
Table 59 CKE Truth Table.....	85
Table 60 Command Truth Table.....	87
Table 61 Burst Length, Type and Order.....	89
Table 62 MR Settings for Leveling Procedures.....	95
Table 63 VREFDQ Target Settings ( $\theta_{tQ} = 1.2V$ ).....	108
Table 64 Connectivity Mode Pin Description and Switching Levels.....	110
Table 65 Bank Staggering Time.....	116
Table 66 PowerDown Entry Definitions.....	119
Table 67 Data Masking.....	126
Table 68 Data Mask, DQ Frame Format (x8).....	126
Table 69 Data Mask, DQ Frame Format (x16).....	127
Table 70 Orderable Part Numbers.....	165
Table 71 Orderable Part Number Example.....	166
Table 72 78-ball (x8) & 96ball (x16) BGA Dimensions References (mm).....	170

# [ L { ☰ h C C L D - w 9 {

---

Figure 1- Simplified State Diagram for SDRAM.....	17
Figure 2 Functional Block Diagram for 1Gb STDDR4.....	19
Figure 3 Functional Block Diagram for 1Gb x16 SDRAM.....	20
Figure 4 VREFCA Voltage Range.....	29
Figure 6 Reset and Initialization Sequence at Power Ramping.....	61
Figure 7- Reset with Standby Power.....	62
Figure 8 tMRD Timing.....	64
Figure 9 tMOD Timing.....	65
Figure 10 MPR Read Timing.....	78
Figure 11 MPR Back-to-Back Read Timing.....	79
Figure 12 MPR Read-Write Timing.....	80
Figure 13 MPR Write and Write-Read Timing.....	81
Figure 14 MPR Back-to-Back Write Timing.....	82
Figure 15 MPR Refresh Timing.....	83
Figure 16 MPR Read-Refresh Timing.....	84
Figure 17 DLL Off Sequence.....	91
Figure 18 Read Operation in DLL Off Mode.....	92
Figure 19 Frequency Change During PRECHARGE Power Down.....	94
Figure 20 Timing details of the Write Leveling Sequence.....	96
Figure 21 Write Leveling Exit.....	97
Figure 22 PDA Operation Enabled, BL8.....	99
Figure 23 MRS PDA Exit.....	99
Figure 24 VREFDQ Voltage Range.....	101
Figure 25 Example of VREF Set Tolerance and Step Size.....	102
Figure 26 VREFDQ Timing Diagram for VREF_time Parameter.....	103
Figure 27 Training Mode Entry and Exit Timing Diagram.....	105
Figure 28 VREF Single Step Size Increment Case.....	106
Figure 29 VREF Single Step Decrement Case.....	106
Figure 30 VREF Full Step: VREF_min to VREF_max.....	107
Figure 31 VREF Single Step Decrement Case.....	107
Figure 32 VREFDQ Equivalent Circuit.....	109
Figure 32 Connectivity Test Mode Entry.....	112
Figure 34 tFAW Timing.....	114
Figure 35 Refresh Command Timing.....	115
Figure 36 SelfRefresh Entry/Exit Timing.....	118
Figure 37 Active Power Down Entry and Exit Timing MR5 bit = 0.....	120
Figure 38 Active Power Down Entry and Exit Timing MR5 bit = 1.....	121
Figure 39 Power Down Entry After Write and Write with Auto Precharge.....	122
Figure 40 Power Down Entry After Write.....	123

Figure 41- Precharge PowerDown Entry and Exit.....	123
Figure 42 REFRESH Command to PowerDown Entry.....	124
Figure 43 ACTIVE Command to PowerDown Entry.....	124
Figure 44 PRECHARGE/PRECHARGE ALL Command to PowerEntry.....	125
Figure 45 MRS Command to PowerDown Entry.....	125
Figure 46 READ Preamble Training.....	128
Figure 47 READ Timing Definitions.....	129
Figure 48 Clock-to-Data Strobe Relationship.....	130
Figure 49 Data Strobe-to-Data Relationship.....	132
Figure 50 tLZ, and tHZ(DQS) Method for Calculating.....	133
Figure 51 tRPRE Method for Calculating Transitions and Endpoints.....	134
Figure 52 tRPST Method for Calculating Transitions and Endpoints.....	135
Figure 53 READ Burst Operation, RL = 10 (CL = 10, BL8).....	136
Figure 54 Consecutive READ (BL8) with 1tCK Preamble in Different Bank Group.....	137
Figure 54 Non-Consecutive READ (BL8) with 1tCK Preamble.....	138
Figure 56 READ (BC4) to READ (BC4 with 1tCK Preamble in Different Bank Group).....	139
Figure 57 READ (BL8) to READ (BC4) OTF.with.....	140
Figure 58 READ (BC4) to READ (BL8) OTF.with.....	141
Figure 59 READ (BL8) to READ (BL8) OTF.with.....	142
Figure 60 READ (BC4) OTF to WRITE (BC4).OTF.....	143
Figure 61 READ (BC4) Fixed to WRITE (BC4).Fixed.....	144
Figure 62 READ (BC4) to WRITE (BL8) OTF.....	145
Figure 63 READ (BL8) to WRITE (BC4).OTF.....	146
Figure 64 READ to PRECHARGE with 1tCK Preamble.....	147
Figure 65 READ with Auto PRECHARGE and 1tCK Preamble.....	148
Figure 66 WRITE Timing Definition.....	149
Figure 67 Compliance Mask.....	150
Figure 68 VCENTDQ, VREFDQ Voltage Variation.....	151
Figure 69 Rx Mask DQ-DQS Timings.....	152
Figure 70 Rx Mask DQ-DQS MRAMBased Timings.....	153
Figure 71 Example of Data Input Requirements Without Training.....	154
Figure 72 WRITE Burst Operation, WL=9 (CWL=9, BL8).....	155
Figure 73 Consecutive WRITE (BL8).....	156
Figure 74 Non-Consecutive WRITE (BL8) with 1tCK.....	157
Figure 75 WRITE (BC4) OTF to WRITE (BC4).OTF.....	158
Figure 76 WRITE (BC4) Fixed to READ (BC4).Fixed.....	159
Figure 77 WRITE (BL8/BC4) to PRECHARGE with 1tCK Preamble.....	160
Figure 78 WRITE (BC4) to PRECHARGE with 1tCK Preamble.....	161
Figure 79 WRITE (BL8/BC4) to Auto PRECHARGE with 1tCK Preamble.....	162
Figure 80 WRITE (BC4) to Auto PRECHARGE with 1tCK Preamble.....	163
Figure 81 ZQ Calibration Timing.....	164
Figure 82 Functional Representation of ODT.....	165

---

Figure 8 - Part markings showing example QPN.....	167
Figure 84 Sample shipping label using example QPN.....	167
Figure 85 78-Ball BGA Package Outline (x8).....	168
Figure 86 96-Ball BGA Package Outline (x16).....	169

1. / h b 1 9 b ☰ L h b { ↪ 5 9 C L b L ☰ L h b { ! b 5 / h

## 1.1 Signal Naming Convention

- ✖ ☰ D<sub>p</sub>T ↑ T ↑ I ↑ ☰ × ↑ ☰ Ц II о ☰ × д ☰ Implement of a ↑ IX ↑ T ↑ ix ↑
- o ☰ б ь т ↑ T II ↑ ☰ Ц ½ ↑ ☰ II Ц ½ ↑ ☰ ix Ц ☰ ↑ ☰ ☰ D<sub>p</sub>T ↑ T ↑ T ↑ I ↑ ↑

For example, differential data strobe pair DQS, DQS# is now referred to as DQS\_t, DQS\_c.

- ✖ ☰ D<sub>p</sub>T ↑ T ↑ I ☰ × II ☰ ☰ ↑ ☰ IX ↑ T replaces the II ↑ ☰ Ц ↑ ☰ ix ↑ T ↑ ☰ IX ☰ IX ↑ ½ ⇌ ☰ IX ↑ T o ☰ × д ☰ D<sub>p</sub>Ц ↑ Ц д ↑ T ↑ I ↑ ☰ С IX ↑ T ⇌ ☰
- ✖ Addressing is denoted as BG[n] for bank group, BA[n] for bank address, and A[n] for row/col address.

## 1.2 Device Pin Signal Level

- ✖ HIGH: A device pin is driving the logic 1 state.
- ✖ LOW: A device pin is driving the logic 0 state.
- ✖ High-Z: A device pin is tri-state.
- ✖ ODT: A device pin terminates with the ODT setting, which could be terminating or tri-state depending on the mode register setting.

## 1.3 Bus Signal Level

- ✖ HIGH: One device on the bus is HIGH, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally V<sub>Q</sub>
- ✖ LOW: One device on the bus is LOW, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally V<sub>L</sub>(DC) if ODT was enabled, or V<sub>sdif</sub> if High-Z.
- ✖ High-Z: All devices on the bus are High-Z. The voltage level on the bus is undefined as the bus is floating.
- ✖ ODT: At least one device on the bus is ODT, and all others are High-Z. The voltage level on the bus is nominally V<sub>Q</sub>

## 2. C- b / $\alpha$ L h b ! [ 59 { / w L t $\alpha$ L h b

The STDDR4 device (hereafter referred to as the device) is a high speed nonvolatile random access memory internally configured as sixteen banks (4 bank groups with 4 banks for each bank group) for x8 devices, and eight banks for each bank group (2 bank groups with 4 banks each) for x16 devices. The device uses double data rate (DDR) architecture to achieve high speed operation.

The STDDR4 architecture is essentially an 8n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for a device effectively consists of a single 8n wide, four clock data transfer at the internal DDR4 core and two corresponding one-half clock cycle data transfers at the I/O pins.

Read and write accesses to the device are burst oriented. Accesses start at a selected location and continue for a burst length of eight or a chopped burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed (BG[1:0] select the bank group, BG0 selects the bank group for x16; BA[1:0] select the bank, and A[15:0] select the row. See Table 7 - Addressing Scheme for more details). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst operation, to determine if the auto PRECHARGE command is to be issued (via A10), and select BC4 or BL8 mode on-the-fly (OTF) (via A12) if enabled in the mode register.

Prior to normal operation, the device must be powered up and initialized in a predefined manner.

Refresh operations are not required to maintain data but can optionally be used to move data from the row address buffer to the persistent memory array. See REFRESH and SELF REFRESH command operation.

## 3. { 5 w 9 / L C L9/b! I $\alpha$ ! Lbh/b9 599b<sup>1</sup> $\alpha$ L{ ! $\alpha$ |L h b { - b { - t t hhwt $\alpha$ 9 L5 h b {

This section defines the STDDR4MRAM features which are listed as unsupported or deviations or enhancements to JEDEC JESD9-A DDR4 specification as it pertains to 9Gb STDDR4 persistent memory. STDDR4 is DDR-like, which means it is identical to the DDR4 characteristics and ball/signal assignments to DDR4 memory but varies according to features defined in the Tables 13 below. The purpose of this section is to highlight the variations of 1Gb x8, and 1Gb x16 STDDR4MRAM mix. The SDR4AC ATB IXI Specification

Table1 - JEDEC Specification Enhancements

Feature Description	JEDEC Specification	Everspin Specification
tST <sup>1</sup> store time	Not Applicable	Store operation period ( $t_{ST_{min}}=380\text{ns}$ ). Addressed bank(s) will not be available for a subsequent row activation for specified time (tST) after the store operation is issued. See Table18 STDDR41333 Speed Bin Operating Conditions for more information.
NOMEM mode	MR0[13] is reserved and must be programmed to 0 during MRS	Set MR0[13]=1 to invoke NOMEM before calibration. Reset MR0[13]=0 after calibration is complete. NOMEM mode must be used during calibration to prevent writing over data stored in the persistent memory array. When NOMEM mode is active (MR0[13]=1), data written to the device is only written to the pagebuffer and not committed to the persistent memory array.
REFRESH	REFRESH	MR3[8] = 1; Refresh command executes a store all banks operation. MR3[8] = 0(disabled, refresh does not perform a store operation). $t_{RFC_{min}}$ must meet tST timing. The store operation can use bank staggering to amortize power usage over time. See the REFRESH command for more information.
SELFREFRESH	SELFREFRESH	While in Self Refresh mode, a store operation will automatically be executed until all data has been moved from all pages in all banks to the persistent memory array. If there are no pages to be stored the Self Refresh Command has no effect. $t_{RFC_{min}}$ must meet tST timing. The store operation can use bank staggering to amortize peak power usage over time. See the SELFREFRESH Operation on page 116 for more information.

<sup>1</sup> { T Table105 Bank Staggering Time a w わ。ん♂を〃ヨ ろれ む グ ツ II Å ウ オ x o イ ↑ τ 、 い IX↑ banks/update for x8 is the only bank staggering mode supported. Operations by storing 4 (or 8) banks at a time for each row address. Table18 STDDR41333 Speed Bin Operating Conditions for more information.

**Table2 - JEDEC Specification Deviations**

Feature Description	JEDEC Specification	Everspin Specification
x4 DQ	x4, x8, x16 DQ	x8 and x16 DQ only
Speed Bin	-1600,-1866,-2133,-2400	-1333 only (fCK = 667Mhz)
Extended RAS timings tRCD, tRC, tRAS, tFAW tRP	tRCD <sub>min</sub> = 12.5ns tRC <sub>min</sub> = 44.50ns tRAS <sub>min</sub> = 32ns tFAW <sub>min</sub> =15ns tRP <sub>min</sub> = 12.5ns	tRCD <sub>min</sub> = 135ns tRC <sub>min</sub> = 190ns tRAS <sub>min</sub> = 143ns tFAW <sub>min</sub> = 240ns tRP <sub>min</sub> = 7.5ns
CL- CAS Latency	MR0[6:4,2]	MR0[12,6:4,2] = 0000 CL=10 only
CWL- CAS Write Latency	MR2[5:3]	MR2[5:3] = 000; CWL=9 only
Page size	4096b (x4) 8196b (x8), 16,384b (x16)	1024b (x8), 2048b (x16)
tPW_RESET_S-Reset Pulse Width short	tPW_RESET = 1us	tPW_RESET_S = 20uS

<sup>1</sup> Some DRAM vendors have deviated from the JEDEC JEDEC JESD70 specification and defined short and long versions of tPW\_RESET. tPW\_RESET = 1uS should now be tPW\_RESET\_S (short) = 20uS. tPW\_RESET\_L (long) remains unchanged.

**Table3 - JESD79-4A Unsupported Feature Options**

Feature Description	JEDEC Specification	Everspin Specification
Addressing	2Gb, 4Gb, 8Gb, 16Gb RA = A0A17 CA = A0A9	1Gb only RA = A0A15 CA = A0A6
Command/Address Latency	MR4[8:6]	MR4[8:6] = 000; Disable only
READ Burst Type	MR0[3]	MR0[3] = 0 Sequentially; starting burst CA for BL8 should be CA[2:0]=000; for BC4 CA[1:0] = 00;
Temperature Controlled Refresh	MR4[3]	MR4[3] = 0; Disable only
Fine Granularity Refresh Mode	MR3[8:6]	MR3[8:6] = 00; to set tST see sec. 12.17
Low power Array Self Refresh	MR2[7:6]	MR2[7:6] = 00; Manual Mode only (Normal Operating Temperature Range)
Self Refresh Abort	MR4[9]	MR4[9] = 0; Disable only
MPR Read Data Format	MR3[12:11]	MR3[12:11] = 00; Serial only
MPR Page 1	CA Parity Error Log)	Not defined
Data Bus Inversion	MR5[12:11]	MR5[12:11] = 00; Disable only
Write CRC	MR2[12]	MR2[12] = 0; Disable only
CA Parity	MR5[2:0]	MR5[2:0] = 000; Disable only
Programmable Preamble	MR4[12:11]	MR4[12:11] = 00; 1CK only
Dynamic ODT	MR2[10:9]	MR2[10:9] = 00; Dynamic ODT disabled Use RTT_PARK only (See ODT Impedance I below)
Additive Latency	MR1[4:3]	MR1[4:3] = 00; AL Disabled
Gardown mode	MR3[3]	MR3[3] = 0; 1/2 rate support only
Temperature sensor readout	MR3[5]	MR3[5] = 0; Disable only
hPPR Post package repair mode	Not in spec <sup>1</sup>	Not applicable to SDRAM MRAM devices
sPPR Soft post package repair mode	Not in spec <sup>1</sup>	Not applicable to SDRAM MRAM devices

<sup>1</sup> Some DRAM vendors have deviated from the JEDEC JESD79-4A specification and defined their own parameters.

Feature Description	JEDEC Specification	Everspin Specification
ODT Impedance Mode	MR1[10:8] = RTT_NOM MR5[8:6] = RTT_PARK MR2[10:9] = RTT_WR	MR1[10:8] = 000; RTT_NOM disable only  MR5[8:6] = 000-111; RTT_PARK supported for disable (000) or impedance range from RZQ/4-RZQ/7  MR2[11:9] = 000; Dynamic ODT Off and RTT_W disable  Of the four impedance states, RTT_PARK, RTT_NOM, RTT_WR and Data Termination Disable, RTT_PARK and Data Termination Dis are the only modes supported
ZQCS ZQC Calibration Short	ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations using a shorter amount of time than ZQCL	The ZQCS command is supported and ignored. The standard SDRAM initialization sequence is similar to the DDR4 initialization sequence and should include ZQCL. ZQCL can be issued during normal operation.
Asynchronous ODT timing mode	MR1[0] = 0; DLL off MR1[0] = 1; DLL on	MR1[0] = 0; Asynchronous ODT mode is selected when the device runs in DLL off mode.
MPSM- Max Power Saving Mode	MR4[1]	MR4[1] = 0; Disable only
tCPDED Command Pass Disable Delay	tCPDED = 4CK	tCPDED = 8CK
tCKSRE Valid Clock Requirement after Self Refresh Entry (SRE)	tCKSRE = 5CK	tCKSRE = tST; See tST timing parameter
tWTR_L Delay from start of internal write transaction to internal read command for <u>same bank</u> group	max(4CK, 7.5ns)	tWTR_L = tWTR_S = n6CK
tWTR_S Delay from start of internal write transaction to internal read command for <u>different bank</u> group	max(2CK, 2.5ns)	tWTR_L = tWTR_S = n6CK
Connectivity Test mode CK_t and CK_c	Upon the assertion of the TEN pin, the CK_t and CK_c signals will be ignored and the DDR4	During CT mode, CK_t and CK_c <del>must always</del> be complementary of each other to maintain differential inputs.

<sup>1</sup> Some memory vendors have deviated from the JEDEC JEDEC JESD209 specification by including A11 (MR2[11:9]) instead of MR2[10:9]

Feature Description	JEDEC Specification	Everspin Specification
	memory device enter into the CT mode after tBSCANable	
Connectivity Test mode: Min Term Equations	MT2 = XOR (A2, A5, A1)	MT2 = XOR (A2, A5, A13)
Connectivity Test Mode: LogicOutput Equations	x4, x8, x16	x8, x16 supported See Table64 - Connectivity Mode Pin Description and Switching Levels

<sup>1</sup> Some DRAM vendors have deviated from the JEDEC JESD279 Specification and defined their own min term equations. Note: Everspin uses A13 instead of A15 in the MT2 min term equation.

## 4.{ L a t [ L C L 9 5 { ☺ ! ☺ 9 5 L ! D w ! a

This simplified state diagram provides an overview of the possible state transitions and the commands to control them. Situations involving more than one bank, the enabling or disabling of ordie termination and how data is automatically moved from the page buffer into the persistent array(store) and some other events are not captured in full detail.




Figure1 - Simplified State Diagram for SDRAM4

Table4 State Diagram Command Definitions

Command	Description
ACT	Activate
ACT *	Activate with a store operation. When an ACT command is issued from the Pending IDLE state, if a Bank was previously opened, the content of the page buffer from the previous cycle will automatically be moved into the persistent memory array (store operation) ONLY if the pending access is to a different row within the same bank. This action will guarantee data persistence before overwriting the page buffer during the current cycle. If the pending page access is to a different bank no automatic store will occur and the Activate will proceed as normal.
MPR	Multipurpose register
MRS	Mode register set
PDE	Enter powerdown
PDX	Exit powerdown
PRE	Precharge
PREA	Precharge all
READ	RD, RDS4, RDS8
READ A	RDA, RDAS4, RDAS8
REFRESH	Refresh: When the REFRESH command is issued, MR3[8]=1 must be high. When enabled, the Refresh command will move data from each page buffer from each bank into the persistent memory array (store). Fine granularity refresh mode is not supported. See Table 1 - JEDEC JESD79-4A Specification Enhancements for more details. If MR3[8]=0, the REFRESH command will be ignored and no store all operation will occur.
RESET	Start reset procedure
SRE	Self Refresh entry: While in Self Refresh mode the device will automatically move all data from each page buffer in each bank into the persistent memory array. If there are no pages to store, the Self Refresh command has no effect. tRF must meet tST timing.
SRX	Self Refresh exit: The SRX command will use a transition from the Self Refresh state to the Persistent IDLE state.
TEN	Boundary scan mode enable
WRITE	WR, WRS4, WRS8
WRITE A	WRA, WRAS4, WRAS8
ZQCL	ZQ calibration long
ZQCS	ZQ calibration short, not supported

## 5.C - b / $\alpha$ L h b ! [ . [ h / Y 5 L ! D w ! a

STDDR4 MRAM is a high speed, dynamic random access persistent memory. It is internally configured as a 16-bank (4 banks per Bank Group) MRAM for the x8 device and 8 (2 banks per Bank Group) for the x16 device.




Figure2 - Functional Block Diagram for Gb x8 STDDR4




Figure3 - Functional Block Diagram for 1Gb x16-BDDR4

Table5 - STDDR4 Specific Features

Parameter	Description	Limit
Bit Error Rate (BER) Limit at end of life	It is expected that bit errors will be soft and distributed throughout the address space so that the system ECC can correct the errors. BER is after the maximum number of page cycles, or at the end of endurance life.	1k
Cycle Endurance	A cycle is defined as a page access. The limit of cycles is for a single page. After this number of cycles, a single page the bit error rate may start to increase above the BER limit. System level ECC is recommended.	
Data Retention	The data retention time starts from the last read or write cycle and does not differ between powered up and powered down conditions. To maintain data longer than the specified Data Retention time, scrubbing data at a faster rate is required. Please contact Everspin for related application notes.	3 months@ 70°C

## 5.1 Available Speed Bins

Table6 - Available Speed Bins

Speed Bin (MT/s)	Orderable Part Number Family	tRCD (ns)	tRP (ns)	CL (ns)
1333	EMD4E001Gxx-150	135	7.5	15

## 5.2 Addressing Scheme

Table7 - Addressing Scheme

Parameter	128Mb x8	64Mb x16
Number of Bank Groups	4	2
Bank Group Address	BG[1:0]	BG0
Bank Count per Group	4	4
Bank Address in Bank Group	BA[1:0]	BA[1:0]
Row Addressing	64K (A[15:0])	64K (A[15:0])
Column Addressing	128 (A[6:0])	128 (A[6:0])
Page Size	1Kbit	2Kbits

<sup>1</sup> Page size is per bank, calculated as follows: Page size = 2<sup>COLBITS</sup> x ORG, where COLBITS = the number of column address bits and ORG = the number of DQ bits.

## 6.t ! / Y ! D L b D    LFIDo{ /{wLLDt b¤! L[ h b {

The device package ball assignments conform to JEDEC Standard DDR4 SDRAM footprints and pin assignments for 78-ball and 96-ball packages

**Table 8 - 78-ball FBGAx8 (top view)**

Row A	1	2	3	4	5	6	7	8	9	Row A
A	VDD	VSSQ	TDQS_c				DM_n / TDQS_t	VSSQ	VSS	B
B	VPP	VDDQ	DQS_c				DQ1	VDDQ	ZQ	C
C	VDDQ	DQ0	DQS_t				VDD	VSS	VDDQ	D
D	VSSQ	DQ4	DQ2				DQ3	DQ5	VSSQ	E
E	VSS	VDDQ	DQ6				DQ7	VDDQ	VSS	F
F	VDD	NC	ODT				CK_t	CK_c	VDD	G
G	VSS	NC	CKE				CS_n	NC	TEN	H
H	VDD	WE_n / A14	ACT_n				CAS_n / A15	RAS_n	VSS	J
J	VREFCA	BG0	A10 / AP				A12 / BC_n	BG1	VDD	K
K	VSS	BA0	A4				A3	BA1	VSS	L
L	RESET_n	A6	A0				A1	A5	ALERT_r	M
M	VDD	A8	A2				A9	A7	VPP	N
N	VSS	A11	PAR				NC	A13	VDD	
	1	2	3	4	5	6	7	8	9	

Table9 - 96-ball FBGAx16 (top view)

Row	1	2	3	4	5	6	7	8	9	Row
A	vDDQ	vSSQ	DQ8				DQSU_c	vSSQ	vDDQ	A
B	vPP	vSS	vDD				DQSU_t	DQ9	vDD	B
C	vDDQ	DQ12	DQ10				DQ11	DQ13	vSSQ	C
D	vDD	vSSQ	DQ14				DQ15	vSSQ	vDDQ	D
E	vSS	UDM_n	vSSQ				LDM_n	vSSQ	vSS	E
F	vSSQ	vDDQ	DQSL_c				DQ1	vDDQ	ZQ	F
G	vDDQ	DQ0	DQSL_t				vDD	vSS	vDDQ	G
H	vSSQ	DQ4	DQ2				DQ3	DQ5	vSSQ	H
J	vDD	vDDQ	DQ6				DQ7	vDDQ	vDD	J
K	vSS	CKE	ODT				CK_t	CK_c	vSS	K
L	vDD	WE_n / A14	ACT_n				CS_n	RAS_n	vDD	L
M	vREFCA	BG0	A10 / AP				A12 / BC_n	CAS_n / A15	vSS	M
N	vSS	BA0	A4				A3	BA1	TEN	N
P	RESET_n	A6	A0				A1	A5	ALERT_r	P
R	vDD	A8	A2				A9	A7	vPP	R
T	vSS	A11	PAR				NC	A13	vDD	T
	1	2	3	4	5	6	7	8	9	

Table10 - Signal Functions and Descriptions

Symbol	Type	Name	Description
A[15:0]	Input	Address Inputs	Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands to select one location out of the memory array the respective bank. (A10/AP , A12/BC_n , WE_n/A14, CAS_n/A15 have additional functions, see other entries in table.) The address inputs also provide the opcode during MODE REGISTER SET command.
A10 / AP	Input	Auto Precharge	Auto-precharge: A10 is sampled during READ and WRITE commands to determine whether Auto precharge should be performed to the accessed bank after a READ or WRITE operation. (HIGH = auto precharge; LOW = no auto precharge) A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bar (A10 LOW) or all banks (A10 HIGH). If only one bank is to

Symbol	Type	Name	Description
			precharged, the bank is selected by the bank group and bank addresses.
A12 / BC_n	Input	Burst chop	Burst chop: A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. (HIGH = no burst chop; LOW = burst chopped) { <a href="#">Table 60 - Command Truth Table</a>
ACT_n	Input	Command Input	Command input ACT_n indicates an ACTIVATE command. When ACT_n (along with CS_n) is LOW, the input pins RAS_n, CAS_n/A15, and E_n/A14 are treated as address inputs for the ACTIVATE command. When ACT_n is HIGH (along with CS_n LOW), the inputs RAS_n, CAS_n/A15, and WE_n/A14 are treated as normal commands that use the RAS_n, CAS_n/A15, and WE_n/A14 inputs. <a href="#">Table 61 - Command Truth Table</a>
BA[1:0]	Input	Bank address inputs	Bank address inputs Define the bank (within a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command.
BG[1:0]	Input	Bank group address inputs	Bank group inputs Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BG0 also determines which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x8 configurations. BG1 is not used in the x16 configuration.
CK_t, CK_c	Input	Clock	Clock: Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.
CKE	Input	Clock enable	Clockenable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides Precharge Powerdown and SelfRefresh operations (all banks idle), or Active Powerdown (row active in any bank). CKE is asynchronous for SelfRefresh exit. After VREFC has become stable during the powerdown and initialization sequence, it must be maintained during all operations (including SELFREFRESH). CKE must be maintained HIGH throughout read and write access. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) disabled during powerdown. Input buffers (excluding CKE and RESET_n) are disabled during selfrefresh.

Symbol	Type	Name	Description
CS_n	Input	Chip select	Chip selectAll commands are masked when CS_n is registered HIGH. CS_n provides for external rank selection on systems with multiple ranks. CS_n is considered part of command code.
DM_n, UDM_n, LDM_n	Input	Input datamask	Input data maskDM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. The UDM_n and LDM_n pins are used in the x16 configuration: UDM_n is associated with DQ [15:8]; LDM_n is associated with DQ[7:0]. The DM_n, DBI, and TDC functions are enabled by mode register settings. See the Data Mask section
ODT	Input	On-die termination	On-die termination: ODT (registered HIGH) enables termination resistance internal to the STDDR4 device. When enabled, ODT (RTT) is applied only to each DQS_t, DQS_c, DM_n/TDQS_t, and TDQS_c (When TDQS_t is enabled via Mode Register A11=1 in MR1) signals for the x8 configuration. For the x16 configuration, RTT is applied to each DQ, DQSU_c, DQSU_t, DQL_c, DQL_t, UDM_n, and LDM_n. The ODT pin will be ignored if MR1 is programmed to disable F
PAR	Input	Parity for command and address	Parity for command and address: This signal is attached to an input buffer but controls no logic internally.
RAS_n /A16, CAS_n /A15, WE_n /A14	Input	Command inputs	Command inputsRAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n and ACT_n) define the command and/or address being entered. See the ACT_n description in this table.
RESET_n	Input	Active LOW asynchronous reset	Active LOW asynchronous resetReset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of V <sub>D</sub> (960 mV for DC HIGH and 240 mV for DC LOW).
TEN	Input	Ground	Connectivity test mode:TEN is active when HIGH and inactive when LOW. TEN must be LOW during normal operation. HIGH in this pin will enable Connectivity Test

Symbol	Type	Name	Description
			Mode operation along with other pins. TEN is a CMOS rail rail signal with DC HIGH and LOW at 80% and 20% of V (960mV for DC HIGH and 240mV for DC LOW).
DQ	I/O	Data input/output	Data input/output: Bidirectional data bus. DQ represents DQ[7:0] and DQ [15:0] for the x8 and x16 configurations, respectively. DQ0 may be used to monitor the internal V level during test via mode register setting MR4 A [4] = HIGH training times change when enabled. In this mode, the R <sub>TT</sub> value should be set to High. This measurement is for verification purposes and is NOT an external voltage supply pin.
DQS_t, DQS_c DQSU_t, DQSU_c DQSL_t, DQSL_c	I/O	Data strobes	Data strobe: Output with READ data, input with WRITE data. Edgealigned with READ data, centered aligned with WRITE data. For the x16, DQSL corresponds to data on DQ[7:0]; DQSU corresponds to the data on DQ[15:8]. For the x8 configuration, DQS corresponds to the data on DQ[7:0]. DDR4 device supports a differential data strobe only and does not support a singleended data strobe.
ALERT_r	Output	Alert output	Alert output: During normal operation this signal is an output and is driven HIGH. During Connectivity Test mode this pin works as an input.
TDQS_t, TDQS_c	Output	Termination data strobe	Termination data strobe: TDQS_t and TDQS_c are used by devices only. When enabled via the mode register, the device will enable the same termination resistance on TDQS_t and TDQS_c that is applied to DQS and DQS. When the function is disabled via the mode register, the DM/TDQS pin will provide the DATA MASK (DM) function, and the TDQS is not used. The TDQS function must be disabled in the mode register for the x16 configuration. The DM function is supported in both x8 and x16 configurations.
NC	-	NC	No connect: These balls should be left unconnected (the ball has no connection to the MRAM or to other balls).
VDD	Supply	Power supply	Power supply: 1.2V ±0.06V.
VDDQ	Supply	DQ Power supply	DQ Power supply: 1.2V ±0.06V.
VPP	Supply	MRAM activating power supply	MRAM activating power supply: 2.5V/1.125V/+0.250V.

Symbol	Type	Name	Description
VREFCA	Supply	Reference Voltage	Reference voltage for control, command, and address pins
VSS	Supply	Ground	Ground
VSSQ	Supply	DQ Ground	DQ Ground
ZQ	Reference	Reference for ZQ Calibration	Reference for ZQ calibration: This ball is tied to an external ground. <small>わゆれ<sup>②</sup> ↑ τ ↑ G which is tied to VSSQ ↓</small>

Table11 - Package Thermal Characteristics

Symbol	Parameter	Value	Unit
T <sub>C</sub>	Maximum Operating Case temperature	85	°C
R <sub>A</sub>	Thermal Resistance Junction to Ambient, 0 mps airflow	38	°C/watt
	Thermal Resistance Junction to Ambient, 3 mps airflow	23	°C/watt
R <sub>C</sub>	Thermal Resistance Junction to Case	4	°C/watt

7.9 [ 9 /  $\alpha$  wL / ! [ { t 9 / L C L / !  $\alpha$  L h b {

## 7.1 Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table12 - Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
VDD	Voltage on VDD pin relative to VSS	-0.4	1.5	V
VDDQ <sup>2,3</sup>	Voltage on VDDQ pin relative to VSS	-0.4	1.5	V
VPP <sup>2,3</sup>	Voltage on VPP pin relative to VSS	-0.4	3.0	V
VIN, VOUT	Voltage on any pin relative to VSS	-0.4	1.5	V
T <sub>STG</sub> <sup>4</sup>	Storage temperature	-55	150	°C

<sup>1</sup> VDD and VDDQ must be within 300mV of each other at all times, and VREF must not be greater than VDDQ.  
When<sup>1</sup> 5 5 °C II o 1 5 5 v Ц↑τ リゑれ I<sup>1</sup>  $\Rightarrow$  1 w 9 C д Ц II г τ 口われれ I<sup>1</sup> ♪ わ

<sup>2</sup> Storage temperature is the case surface temperature on the center/top side of the DIP4 device. For measurement conditions, please refer to the JEDEC standard.

<sup>3</sup> VPP must be equal to or greater than VDD/VDDQ at all times when powered.

<sup>4</sup> Device functionality is not guaranteed if ambient temperature exceeds the maximum TA during operation.

H <sub>max</sub>	Maximum magnetic field during read, write, standby or power off.	-	2,000	A/m
------------------	--	---	-------	-----

## 7.2 Operating Temperature Range

Operating temperature,  $T_{OPER}$  is the case surface temperature on the center/top side of the ST DDR4 device. For measurement conditions, refer to JEDEC document JESD251

**Table13- Operating Temperature Range**

Symbol	Parameter	Min	Max	Unit
T <sub>OPER</sub> <sup>1</sup>	Normal operating temperature range	0	85	°C

## 7.3 AC/DC OPERATING CONDITIONS

DC Characteristics are defined under standard measurement conditions specified in JEDEC Standard JESD29A.

**Table14 Recommended Supply Operating Conditions**

All voltages referenced to VSS

Symbol	Parameter	Min	Nom	Max	Unit
V <sub>DD</sub> <sup>2,3,4,5</sup>	Supply Voltage	1.14	1.2	1.26	V
V <sub>DDQ</sub> <sup>3,6</sup>	I/O supply voltage	1.14	1.2	1.26	V
V <sub>PP</sub>	Wordline Supply Voltage	2.375	2.5	2.750	V

**Table15 Slew Rate**

Symbol	Parameter	Min	Nom	Max	Unit
VDD_SE <sup>7</sup>	Slew Rate	0.004	-	600	V/ms

<sup>1</sup> The normal temperature range specifies the temperatures at which STDDR4 specifications will be supported. During operation, the device case temperature must be maintained between 0°C to 85°C under all operating conditions.

<sup>2</sup> Under all conditions VDDQ must be less than or equal to VDD.

<sup>3</sup> VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

<sup>4</sup> VDD slew rate between 300mV and 80% of VDD<sub>min</sub> shall be between 0.004 V/ms and 600V/ms, 20 MHz band limited measurement.

<sup>5</sup> VDD ramp time from 300mV to VDD<sub>min</sub> shall be no longer than 200ms.

<sup>6</sup> Measurement made between 300mV and 80% VDD (minimum level).

<sup>7</sup> The DC bandwidth is limited to 20 MHz.

VDD_ON	Ramp	-	-	200	ms
--------	------	---	---	-----	----


**Table16 Leakage**

Symbol	Parameter	Min	Max	Unit
Input leakage (excluding ZQ and TE)	IIN	-2	2	µA
ZQ leakage	IZQ	-3	3	µA
TEN leakage	ITEN	-6	6	µA
VREFCA leakage	IVREFCA	-2	2	µA
Output leakage: $V_{UT} = V_{DD}$ <sup>5</sup>	IOZpd	-	5	µA
Output leakage: $V_{UT} = V_{SS}$ <sup>6</sup>	IOZpu	-50	-	µA

## 7.4 VREFCA Supply

$V_{REFCA}$  is to be supplied to the device and equal to  $V_D/2$ . The  $V_{REFCA}$  is a reference supply input and therefore does not draw biasing current.

The DC tolerance limits and AC noise limits for the reference voltages  $V_{REFCA}$  are illustrated in the figure below. The figure shows a valid reference voltage  $V_{REF(t)}$  as a function of time ( $V_{REF}$  stands for  $V_{REFCA}$ ).  $V_{REF(DC)}$  is the linear average of  $V_{REF(t)}$  over a very long period of time (1 second). This average has to meet the MIN/MAX requirements. Furthermore,  $V_{REF}$  may temporarily deviate from  $V_{REF(DC)}$  by no more than  $\pm 1\% V_D$  for the AC noise limit.



**Figure4 - VREFCA Voltage Range**

<sup>1</sup> Maximum time to ramp VDD from 300 mV to VDD minimum.

<sup>2</sup> Input under test  $0V < VIN < 1.1V$ .

<sup>3</sup> Additional leakage due to weak pullown

<sup>4</sup>  $V_{REFCA} = VDD/2$ , VDD at valid level

<sup>5</sup> DQs are disabled

<sup>6</sup> ODT is disabled with the ODT input HIGH

The voltage levels for setup and hold time measurements are dependent on  $V_{REF}$ .  $V_{REF}$  is understood as  $\Delta V_{REF}(DC)$  as defined in the above figure. This clarifies that deviations of  $V_{REF}$  affect the absolute voltage a signal has to reach to achieve a valid HIGH or LOW level, and therefore, the time to which setup and hold is measured. System timing and voltage budgets need to account for  $\Delta V_{REF}(DC)$  deviations from the optimum position within the dataeye of the input signals. This also clarifies that the device setup/hold specification and derating values need to include time and voltage associated with  $V_{AGnoise}$ . Timing and voltage effects due to  $V_{AGnoise}$  on  $V_{REF}$  up to the specified limit ( $\pm 1\%$  of  $V_D$ ) are included in the device timings and their associated deratings.

## 7.5 $V_{REFDQ}$ Supply and Calibration Ranges

The device internally generates its own  $V_{REFDQ}$  internal  $V_{REFDQ}$  specification parameters: voltage range, step size, step time,  $V_{REFDQ}$  full step time, and  $V_{REFDQ}$  valid level are used to help provide estimated values for the internal  $V_{REFDQ}$  and are not pass/fail limits. The voltage operating range specifies the minimum required range for DDR4 devices. The minimum range is defined by  $V_{REFDQ,min}$  and  $V_{REFDQ,max}$ . A calibration sequence must be performed by the DDR4 controller to adjust  $V_{REFDQ}$  and optimize the timing and voltage margin of the data input receivers.

## 7.6 $V_{REFDQ}$ Ranges

MR6[6] selects range 1 (60% to 92.5%  $V_{DDQ}$ ) or range 2 (45% to 77.5%  $V_{DDQ}$ ), and MR6[5:0] sets the  $V_{REFDQ}$  level, as listed in Table 17 -  $V_{REFDQ}$  Supply and Calibration Range. The values in MR6[6:0] will update the  $V_{DDQ}$  range and level independent of MR6[7] setting.

**Table17 - V<sub>REFDQ</sub> Supply and Calibration Ranges**

Symbol	Parameter	Min	Typ	Max	Unit
Range 1 V <sub>REFDQ</sub> operating points <sup>1,2</sup>	VREFDQ_R1	60%	<input checked="" type="checkbox"/>	92%	VDDQ
Range 2 V <sub>REFDQ</sub> operating points <sup>1,2</sup>	VREFDQ_R2	45%	<input checked="" type="checkbox"/>	77%	VDDQ
V <sub>REF</sub> step size <sup>3</sup>	VREF_step	0.5%	0.65%	0.8%	VDDQ
V <sub>REF</sub> set tolerance	VREF_set_tol	±0.625%	0%	1.625%	VDDQ <sup>4,5,6</sup>
		±0.15%	0%	0.15%	VDD <sup>7,8</sup>
V <sub>REF</sub> step time <sup>9,10</sup>	VREF_time	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	150	ns
V <sub>REF</sub> valid tolerance <sup>11</sup>	VREF_val_tol	±0.15%	0%	0.15%	VDDQ

<sup>1</sup> VREF(DC) voltage is referenced to VDDQ(DC). VDDQ(DC) is 1.2V

<sup>2</sup> STDDR4 range 1 or range 2 is set by the MRS6[A6].

<sup>3</sup> VREF step size increment/decrement range. VREF at DC level

<sup>4</sup> For n > 4, the minimum value of VREF setting tolerance = VREF,new + 1.625% × VDDQ. The maximum value of VREF setting tolerance = VREF,new + 1.625% × VDDQ

<sup>5</sup> Measured by recording the MIN and MAX values of the VREF output over the range, drawing a straight line between those points, and comparing all other VREF output settings to that line.

<sup>6</sup> С IX↑ II 口 әк<sup>10</sup> ↑ D<sub>p</sub>T I ғ II ғ I ԍ I ↑ Ц ½ ԍТ - 0.15% × VDDQCThe maximum value of VREF ↑ Ц II д T setting tolerance = VREF,new + 0.15% × VDDQ

<sup>7</sup> Measured by recording the MIN and MAX values of the VREF output across four consecutive steps (n = 4), drawing a straight line between those points, and comparing all VREF output settings to that line

<sup>8</sup> VREF,new = VREF,old ± n × VREF,step; n = number of steps. If n > 4, then VREF,new = VREF,old + (n - 4) × VREF,step

<sup>9</sup> Time from MRS command to increment or decrement more than one step size up to the full range of VREF

<sup>10</sup> If the VREF monitor is enabled, VREF,time must be derated by +10ns if DQ bus load is 0pF and an additional +15 ns/pF of DQ bus loading

<sup>11</sup> Only applicable for STDDR4 component level test/characterization purposes. Not applicable for normal mode of operation. VREF valid qualifies the step times, which will be characterized at the component level

## 7.7 SPEED BIN OPERATING CONDITIONS

Table18 STDDR41333 Speed Bin Operating Conditions

STDDR41333 Speed Bin			-150		Unit
Parameter	Symbol	Org	Min	Max	
Internal READ command to first data	tAA	x8/x16	15	18	ns
ACT to internal read or write delay time	tRCD	x8/x16	135	-	ns
PRE command period	tRP	x8/x16	7.5	-	ns
Store Operationperiod	tST	x8/x16	380 <sup>1</sup>	-	ns
ACT to PRE command period	tRAS	x8/x16	143	-	ns
ACT to ACT REF command period	tRC	x8/x16	190	-	ns
Four activate window	tFAW	x8/x16	240	-	ns
READ	WRITE	Symbol	Org	Min	Max
CL = 10	CWL = 9	tCK(AVG)	x8/x16	1.5	1.6 ns
Supported CL settings				10	CK
Supported CWL settings				9	CK

<sup>1</sup> See Table65 BankStaggeringTime

## 8. L<sub>5</sub> 5<sub>t</sub> t!L b 5<sub>5</sub> v<sub>L</sub> t 9 / L C L / ! ☰ L h b t ! w! a 9 ☰ 9 w{

IDD and IPP values are for full operating range of voltage and temperature unless otherwise noted.

Table19 - I<sub>DD</sub>, I<sub>PP</sub>and I<sub>DQ</sub>Current Limits(mA)

Symbol	STDDR41333(x8)		STDDR41333(x16)	
	Typ	Max	Typ	Max
I <sub>DD0</sub> : One bank ACTIVATEPRECHARGE current	282	345	437	500
I <sub>PP0</sub> : One bank ACTIVATEPRECHARGE current <sup>1</sup>	25	35	25	35
I <sub>DD1</sub> : One bank ACTIVATEREADto-PRECHARGE current	299	370	460	525
I <sub>DD2N</sub> Precharge standby current <sup>2,3</sup>	90	120	90	120
I <sub>DD2NT</sub> Precharge standby ODT current	95	120	95	120
I <sub>DDQ2NT</sub> : Precharge Standby ODT IDDQ Current	20	35	50	60
I <sub>DD2R</sub> Precharge powdown current	15	30	15	30
I <sub>DD2Q</sub> Precharge quiet standby current	90	120	90	120
I <sub>DD3N</sub> Active standby current	95	120	95	120
I <sub>DD3R</sub> Active powerdown current	15	30	15	30
I <sub>DD4R</sub> Burst read current	170	240	180	240
I <sub>DDQ4R</sub> Burst read DQcurrent	10	30	20	30
I <sub>DD4W</sub> :Burst write current	220	290	230	290
I <sub>DD6N</sub> SelfRefresh Current:Normal Temperature Range	15	30	15	30
I <sub>PP6N</sub> SelfRefresh IPP Current: Normal Temperature Rar	10	15	10	15
I <sub>DD7</sub> : Bank interleave read current	518	610	863	1,030
I <sub>PP7</sub> : Bank interleave read IPP current	35	50	35	50

### 8.1 Current Specifications:Patterns and Test Conditions

Before writing software to make IDDx current measurements, understanding how persistent memory operates will be vital to insure the most accurate results. Reference1 - Simplified State Diagram for SDRAM. The state diagram introduces a store function that occurs automatically in S<sub>5</sub> w<sub>5</sub>  $\rightarrow D_p T$  II  $\uparrow D_p T$  ! / ☰ IX I I Ц IIo  $\Downarrow$   $\Downarrow \Downarrow$   $\Downarrow \Downarrow$   $\Downarrow$  o  $\Downarrow$

<sup>1</sup> IPP0 test and limit is applicable for IDD0 and IDD1 conditions.

<sup>2</sup> When DLL is disabled for IDD2N, current changes by approximately 10%.

<sup>3</sup> When CAL is enabled for IDD2N, current changes by approximately 10%.

Д Ц ½ Activate with a store operation<sup>1</sup> IX↑ ! /Table4] State Diagram Command Definitions). When an ACT command is issued from the Pending IDLE state and if a Bank was previously opened, the contents of the page buffer from the previous cycle will automatically be moved into the persistent memory array (store operation ONLY if the pending access is to a different row within the same bank) This action will guarantee data persistence before overwriting the page buffer during the current cycle. If the current page access is to a different bank, no automatic store will occur and the Activate will proceed as normal. ь т ↑ ↑ IX \* C G F C - Simplified State Diagram for ST5 w ふ ь IX↑ Ц о о G ↑ G IX II Ц ½ д IX II↑ т ㄣ↑ ♪

In order to ensure the most accurate results, IDD0/IPP0, IDD1/IPP1, & IDD7 current measurement tables that follow need to add a two write setup to each of the above test procedures to guarantee that every ACT command will cause an automatic store operation to occur. This means the test must alternate between two different addresses within the same bank to guarantee the contents of the page buffer are always evicted and stored into the persistent memory array with each subsequent ACT command.

If an ACT command is issued to another bank, the contents of the current bank will have to be written back to volatile page buffer and a store operation will occur. Looping over the same address or alternating to an address in another bank will cause an automatic store operation to occur and result in a flawed power measurement.

The contents of a page buffer will remain intact unless power is removed from the device and data in the volatile page buffer will be lost or an ACT to the current bank will automatically force a store operation and move the page buffer contents to the persistent memory array.

Once the two-row write procedure is setup before each of the IDD0/IPP0, IDD1/IPP1 & IDD7 tests, each test can be run continuously, alternating between each address in the same bank to measure an accurate time averaged current. The two-row write procedure is embedded into each of the IDD0, IDD1 and IDD7 test measurement tables below.

---

<sup>1</sup> The two addresses within the same bank used to alternate to guarantee an automatic store with each ACT command are A[15:00]=0x0000 and A[15:00]=0x03F8

Table20 - IDD0and IPP0 Measurement Loop Pattern<sup>1</sup>

CK_t/CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/ A16	CAS_n/ A15	WE_n/ A14	ODT	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>																
Toggle Static High	1 A	0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																	
		1,2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0																	
		3,4	D_#, D_#	1	1	1	1	1	1	0	3	3	0	0	0	7	F	0																	
				repeat pattern 1...4 until nRCD1, truncate if necessary																															
	2 A	nRCD	WR	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0																	
		nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0																	
				repeat pattern 1...4 until hRG1, truncate if necessary																															
		nRC	ACT	0	0	0	0	0	0	0	0	0	0	0	7	F	0	0																	
		nRC+ 1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0																	
		nRC+ 3, 4	D_#, D_#	1	1	1	1	1	1	0	3	0	0	0	0	7	F	0																	
				repeat pattern nRGC+ 1...4 until nRCD 1, truncate if necessary																															
		nRC+ nRCD	WR	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0																	
				repeat pattern 1...4 until hRG-nRCD +nRAS\$, truncate if necessary																															
		nRG-nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0																	
				repeat pattern 1...4 until 2nRC- 1, truncate if necessary																															
	3 A	2*nRC	Repeat subloop 1A, use BG[1:0]=1, use BA[1:0]=1 instead (bank 5)																																
		3*nRC	Repeat subloop 2A, use BG[1:0]=1, use BA[1:0]=1 instead (bank 5)																																
		4*nRC	Repeat subloop 1A, use BG[1:0]=0, use BA[1:0]=2 instead (bank 2)																																
		5*nRC	Repeat subloop 2A, use BG[1:0]=0, use BA[1:0]=2 instead (bank 2)																																
		6*nRC	Repeat subloop 1A, use BG[1:0]=1, BA[1:0]=3 instead (bank 7)																																
		7*nRC	Repeat subloop 2A, use BG[1:0]=1, use BA[1:0]=3 instead (bank 7)																																
		8*nRC	Repeat subloop 1A, use BG[1:0]=0, use BA[1:0]=1 instead (bank 1)																																
		9*nRC	Repeat subloop 2A, use BG[1:0]=0, use BA[1:0]=1 instead (bank 1)																																
		10*nRC	Repeat subloop 1A, use BG[1:0]=1, use BA[1:0]=2 instead (bank 6)																																
		11*nRC	Repeat subloop 2A, use BG[1:0]=1, use BA[1:0]=2 instead (bank 6)																																
		12*nRC	Repeat subloop 1A, use BG[1:0]=0, use BA[1:0]=3 instead (bank 3)																																
		13*nRC	Repeat subloop 2A, use BG[1:0]=0, use BA[1:0]=3 instead (bank 3)																																
		14*nRC	Repeat subloop 1A, use BG[1:0]=1, use BA[1:0]=0 instead (bank 4)																																

<sup>1</sup> DQS\_t, DQS\_c are VDDQ

<sup>2</sup>. D 3 6 ↑ o IX II ↑ α ↑ τ β IX↑ ⇣ろを o τ ↑ 6 d τ

<sup>3</sup> DQ signals are VDDQ.

CK_t/CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0]	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>																	
			15*nRC	Repeat subloop 2A, use BG[1:0]=1, use BA[1:0]=0 instead (bank 4)																																
			16*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=0 instead (bank 8)																																
			17*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=0 instead (bank 8)																																
			18*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=1 instead (bank 13)																																
			19*nRC	Repeat subloop 2A, use BG[1:0]=3, BA[1:0]=1 instead (bank 13)																																
			20*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=2 instead (bank 10)																																
			21*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=2 instead (bank 10)																																
			22*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=3 instead (bank 15)																																
			23*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=3 instead (bank 15)																																
			24*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=1 instead (bank 9)																																
			25*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=1 instead (bank 9)																																
			26*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=2 instead (bank 14)																																
			27*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=2 instead (bank 14)																																
			28*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=3 instead (bank 11)																																
			29*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=3 instead (bank 11)																																
			30*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=0 instead (bank 12)																																
			31*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=0 instead (bank 12)																																
0	32*nRC	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-																	
	32*nRC+ 1,2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-																	
	32*nRC+ 3,4	D #, D #	1	1	1	1	1	0	3 <sup>3</sup>	3	0	0	0	7	F	0			-																	
		✿	repeat pattern 1...4 until 32*nRC+ nRAS 1, truncate if necessary																																	
	32*nRC+ nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	-																	
		✿	repeat pattern 1...4 until nRAS 1, truncate if necessary																																	
1	32*nRC+ 1*nRC	repeat SubLoop 0, use BG[1:0]≠ 1, BA[1:0] = 1 instead																																		
2	32*nRC+ 2*nRC	repeat SubLoop 0, use BG[1:0]≠ 0, BA[1:0] = 2 instead																																		
3	32*nRC+ 3*nRC	repeat SubLoop 0, use BG[1:0]≠ 1, BA[1:0] = 3 instead																																		
4	32*nRC+ 4*nRC	repeat SubLoop 0, use BG[1:0]≠ 0, BA[1:0] = 1 instead																																		
5	32*nRC+ 5*nRC	repeat SubLoop 0, use BG[1:0]≠ 1, BA[1:0] = 2 instead																																		
6	32*nRC+ 6*nRC	repeat SubLoop 0, use BG[1:0]≠ 0, BA[1:0] = 3 instead																																		
7	32*nRC+ 7*nRC	repeat SubLoop 0, use BG[1:0]≠ 1, BA[1:0] = 0 instead																																		

CK_t/CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] <sup>1</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>2</sup>
		8	32*nRC+8*nRC	repeat SubLoop 0, use BG[1:0] 2, BA[1:0] = 0 instead															
		9	32*nRC+9*nRC	repeat SubLoop 0, use BG[1:0] 3, BA[1:0] = 1 instead															
		10	32*nRC+10*nRC	repeat SubLoop 0, use BG[1:0] 2, BA[1:0] = 2 instead															
		11	32*nRC+11*nRC	repeat SubLoop 0, use BG[1:0] 3, BA[1:0] = 3 instead															
		12	32*nRC+12*nRC	repeat SubLoop 0, use BG[1:0] 2, BA[1:0] = 1 instead															
		13	32*nRC+13*nRC	repeat SubLoop 0, use BG[1:0] 3, BA[1:0] = 2 instead															
		14	32*nRC+14*nRC	repeat SubLoop 0, use BG[1:0] 2, BA[1:0] = 3 instead															
		15	32*nRC+15*nRC	repeat SubLoop 0, use BG[1:0] 3, BA[1:0] = 0 instead															

<sup>1</sup> For x8 devices only

**Table21 □DD1 and IP# Measurement Loop Pattern<sup>1,2</sup>**

CK_t/CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/ A16	CAS_n/ A15	WE_n/ A14	ODT	BG[1:0] <sup>3</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>																			
Toggleing Static High	1A	0	ACT	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-																			
		1,2	D, D	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-																			
		3,4	D_#, D_#	-	1	1	1	1	0	3	3	0	0	0	7	F	0	-																				
		repeat pattern 1...4 until nRCD1, truncate if necessary																																				
		nRCD	WR	-	1	1	0	0	1	0	0	0	0	0	0	0	0	0	-																			
		repeat pattern 1...4 until nRCD1, truncate if necessary																																				
		nRAS	PRE	-	1	0	1	0	0	0	0	0	0	0	0	0	0	0	-																			
		repeat pattern 1...4 until nRAS1, truncate if necessary																																				
	2A	nRC	ACT	-	0	0	0	0	0	0	0	0	0	0	7	F	0	0	-																			
		nRC+ 1, 2	D, D	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-																			
		nRC+ 3, 4	D_#, D_#	-	1	1	1	1	0	3	0	0	0	0	7	F	0	0	-																			
		repeat pattern nRQ1...4 until nRC+ nRCD1, truncate if necessary																																				
		nRC+ nRCD	WR	-	1	1	0	0	1	0	0	0	0	0	0	0	0	0	-																			
		repeat pattern 1...4 until nRQ-nRCD +nRAS1, truncate if necessary																																				
		nRQ-nRAS	PRE	-	1	0	1	0	0	0	0	0	0	0	0	0	0	0	-																			
		repeat pattern 1...4 until 2nRC-1, truncate if necessary																																				
2*nRC Repeat subloop 1A, use BG[1:0]=1, use BA[1:0]=1 instead (bank 5)																																						
3*nRC Repeat subloop 2A, use BG[1:0]=1, use BA[1:0]=1 instead (bank 5)																																						
4*nRC Repeat subloop 1A, use BG[1:0]=0, use BA[1:0]=2 instead (bank 2)																																						
5*nRC Repeat subloop 2A, use BG[1:0]=0, use BA[1:0]=2 instead (bank 2)																																						
6*nRC Repeat subloop 1A, use BG[1:0]=1, use BA[1:0]=3 instead (bank 7)																																						
7*nRC Repeat subloop 2A, use BG[1:0]=1, use BA[1:0]=3 instead (bank 7)																																						
8*nRC Repeat subloop 1A, use BG[1:0]=0, use BA[1:0]=1 instead (bank 1)																																						
9*nRC Repeat subloop 2A, use BG[1:0]=0, use BA[1:0]=1 instead (bank 1)																																						
10*nRC Repeat subloop 1A, use BG[1:0]=1, use BA[1:0]=2 instead (bank 6)																																						
11*nRC Repeat subloop 2A, use BG[1:0]=1, use BA[1:0]=2 instead (bank 6)																																						
12*nRC Repeat subloop 1A, use BG[1:0]=0, use BA[1:0]=3 instead (bank 3)																																						
13*nRC Repeat subloop 2A, use BG[1:0]=0, use BA[1:0]=3 instead (bank 3)																																						

<sup>1</sup> DQS\_t, DQS\_c are VDDQ

<sup>2</sup> Before running this test make sure the two write procedure has been correctly implemented. Error! { T T } Reference source not found. Each test loop is required to alternate between two addresses, A[15:00]=0x0000 and A[15:00]=0x03F8 during ACT to ensure accurate current measurements.

<sup>3</sup> . D 3 G ↓ o IX II ↑ τ o Error! { T T } Reference source not found.

<sup>4</sup> Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ.

		14*nRC	Repeat subloop 1A, use BG[1:0]=1, use BA[1:0]=0 instead (bank 4)													-	
		15*nRC	Repeat subloop 2A, use BG[1:0]=1, BA[1:0]=0 instead (bank 4)													-	
		16*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=0 instead (bank 8)													-	
		17*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=0 instead (bank 8)													-	
		18*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=0 instead (bank 13)													-	
		19*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=1 instead (bank 13)													-	
		20*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=2 instead (bank 10)													-	
		21*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=2 instead (bank 10)													-	
		22*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=3 instead (bank 15)													-	
		23*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=3 instead (bank 15)													-	
		24*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=1 instead (bank 9)													-	
		25*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=1 instead (bank 9)													-	
		26*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=2 instead (bank 14)													-	
		27*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=2 instead (bank 14)													-	
		28*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=3 instead (bank 11)													-	
		29*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=3 instead (bank 11)													-	
		30*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=0 instead (bank 12)													-	
		31*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=0 instead (bank 12)													-	
0		32*nRC	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	-
		32*nRC+ 1,2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	-
		32*nRC+ 3,4	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F 0	-
		✿	Repeat pattern 1...4 until 32*nRC+ nRCD AL- 1; truncate if necessary														
1		32*nRC+ nRC AL	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	D0=69,D1=69 D2=69,D3=69 D4=69,D5=69 D6=69, D7=69
		✿	Repeat pattern 1...4 until 32*nRC+ nRAS 1; truncate if necessary													-	
		32*nRC+ nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	
		✿	Repeat pattern 1...4 until 32*nRC+ nRC- 1; truncate if necessary														
1		32*nRC+ nRC + 0	ACT	0	0	0	1	1	0	1	1	0	0	0	0	0	-
		32*nRC+ nRC + 1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	-
		32*nRC+ nRC + 3, 4	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F 0	-
		✿	Repeat pattern nRC + 1...4 until 32*nRC+ 1 × nRC + nRAS\$; truncate if necessary														
1		32*nRC+ 1 × nRC +nRCD AL	RD	0	1	1	0	1	0	1	1	0	0	0	0	0	D0=96, D1=96 D2=96, D3=96 D4=96, D5=96 D6=96, D7=96
		✿	Repeat pattern 1...4 until 32*nRC+ nRAS 1; truncate if necessary													-	
		32*nRC+ 1 × nRC + nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	
		✿	Repeat pattern nRC + 1...4 until 32*nRC- 1; truncate if necessary														
2		32*nRC+ 2*nRC	repeatSubLoop 0, use BG[1:0] = 1, BA[1:0] = 2 instead														

		3	32*nRC+ 3*nRC	repeat SubLoop1, use BG[1:0] = 0, BA[1:0] = 3 instead
		4	32*nRC+ 4*nRC	repeat SubLoop 0, use BG[1:0]1, BA[1:0] = 1 instead
		5	32*nRC+ 5*nRC	repeat SubLoop1, use BG[1:0] = 0, BA[1:0] = 2 instead
		6	32*nRC+ 6*nRC	repeat SubLoop 0, use BG[1:0] = 1, BA[1:0] = 3 instead
		7	32*nRC+ 7*nRC	repeat SubLoop1, use BG[1:0] = 0, BA[1:0] = 0 instead
		8	32*nRC+ 8*nRC	repeat SubLoop1, use BG[1:0] = 2, BA[1:0] instead <sup>1</sup>
		9	32*nRC+ 9*nRC	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 1 instead
		10	32*nRC+ 10*nRC	repeat SubLoop1, use BG[1:0] = 2, BA[1:0] = 2 instead
		11	32*nRC+ 11*nRC	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 3 instead
		12	32*nRC+ 12*nRC	repeat SubLoop1, use BG[1:0] = 2, BA[1:0] = 1 instead
		13	32*nRC+ 13*nRC	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 2 instead
		14	32*nRC+ 14*nRC	repeat SubLoop1, use BG[1:0] = 2, BA[1:0] = 3 instead
		15	32*nRC+ 15*nRC	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 0 instead

---

<sup>1</sup> For x8 devices only

Table22 IDD2N, IDD2NL, IDD2NG, IDD2ND, IDD2N\_par, IPP2, IDD3N, and IDD3FMeasurementLoop Pattern<sup>1</sup>

CK_t /CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/	CAS_n/	WE_n/ A14	ODT	BG[1:0]	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
Toggle Static High	0	0	D, D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		1	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		2	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	0	
		3	D_n, D_n	1	1	1	1	1	1	3	3	0	0	0	7	F	0	0	
	1	4-7	repeat SubLoop 0, use BG[1:0] = 1, BA[1:0] = 1 instead																
	2	8-11	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 2 instead																
	3	12-15	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] instead																
	4	16-19	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 1 instead																
	5	20-23	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 2 instead																
	6	24-27	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 3 instead																
	7	28-31	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 0 instead																
	8	32-35	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 0 instead																
	9	36-39	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 1 instead																
	10	40-43	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 2 instead																
	11	44-47	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 3 instead																
	12	48-51	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 1 instead																
	13	52-55	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 2 instead																
	14	56-59	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] instead																
	15	60-63	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 0 instead																

<sup>1</sup> DQS\_t, DQS\_c are VDDQ.

<sup>2</sup>. D 3 6 ⇩ o IX II deiveded Ц↑ τ ь IX↑ ⇲ろを

<sup>3</sup> DQ signals are VDDQ

Table23 IDD2NT and IDDQ2NT Measurement Drop Pattern

CK_t / CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/	CAS_n/	WE_n / A14	ODT	BG[1:0]	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	Data <sup>3</sup>
Toggle Static High	0	0	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0
		1	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0
		2	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F 0
		3	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F 0
	1	4-7	repeat SubLoop 0, use BG[1:0] = 1, BA[1:0] = 1 instead													
	2	8-11	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 2 instead													
	3	12-15	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 3 instead													
	4	16-19	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 1 instead													
	5	20-23	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 2 instead													
	6	24-27	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 3 instead													
	7	28-31	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 0 instead													
	8	32-35	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 0 instead													
	9	36-39	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 1 instead													
	10	40-43	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 2 instead													
	11	44-47	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] instead													
	12	48-51	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 1 instead													
	13	52-55	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 2 instead													
	14	56-59	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 3 instead													
	15	60-63	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 0 instead													

<sup>1</sup> DQS\_t, DQS\_c are VDDQ.

<sup>2</sup>. D 3 6 ↑ o IX II ↑ Д Ц ↑ τ ь IX↑ ㄣろを о τ ↑ 6 д τ

<sup>3</sup> DQ signals are VDDQ

<sup>4</sup> For x8 devices only

Table24 IDD4R, IDD4RB and IDDQ4R Measurement Loop Pattern<sup>1</sup>

CK_t / CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n / A16	CAS_n / A15	WE_n / A14	ODT	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
Toggling Static High	0	0	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	0	D0=69,D1=69 D2=69,D3=69 D4=69,D5=69 D6=69,D7=69	
		1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
		2,3	D_n, D_n	1	1	1	1	1	1	0	3	3	0	0	0	7	F	0	-
	1	4	RD	1	1	1	1	1	1	0	3	3	0	0	0	7	F	0	D0=96,D1=96 D2=96,D3=96 D4=96,D5=96 D6=96,D7=96
		5	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
		6, 7	D_n, D_n	1	1	1	1	1	1	0	3	3	0	0	0	7	F	0	-
	2	8-11	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 2 instead																
	3	12-15	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 3 instead																
	4	16-19	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 1 instead																
	5	20-23	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 2 instead																
	6	24-27	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 3 instead																
	7	28-31	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 0 instead																
	8	32-35	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 0 instead																
	9	36-39	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 1 instead																
	10	40-43	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] instead <sup>4</sup>																
	11	44-47	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 3 instead																
	12	48-51	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 1 instead																
	13	52-55	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 2 instead																
	14	56-59	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 3 instead																
	15	60-63	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 0 instead																

<sup>1</sup> DQS\_t, DQS\_c are used according to RD Commands, otherwise VDDQ.

<sup>2</sup>. D 3 6 ↑ o IX II ↑ A C ↑ T b IX↑ 2ろを o T ↑ 6 A T

<sup>3</sup> BurstSequence driven on each DQ signal by Read Command.

<sup>4</sup> For x8 devices only

Table25 DD4W, IDD4WB and IDD4W\_par Measurement Pattern<sup>1</sup>

CK_t / CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/ A16	CAS_n/ A15	WE_n/ A14	ODT	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
Toggling Static High	0	0	WR	0	1	1	0	1	0	0	0	0	0	0	0	0	0	D0=69,D1=69 D2=69,D3=69 D4=69,D5=69 D6=69,D7=69	
		1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
		2,3	D_n, D_n	1	1	1	1	1	1	0	3	3	0	0	0	7	F	0	
	1	4	WR	0	1	1	0	1	0	1	1	0	0	0	0	7	F	0	
		5	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
	2 8-11 3 12-15 4 16-19 5 20-23 6 24-27 7 28-31 8 32-35 9 36-39 10 40-43 11 44-47 12 48-51 13 52-55 14 56-59 15 60-63	6, 7	D_n, D_n	1	1	1	1	1	1	0	3	3	0	0	0	0	7	F	0
		2	8-11	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 2 instead															
		3	12-15	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 3 instead															
		4	16-19	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 1 instead															
		5	20-23	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 2 instead															
		6	24-27	repeat SubLoop 0, use BG[1:0] = 0, BA[1:0] = 3 instead															
		7	28-31	repeat SubLoop 1, use BG[1:0] = 1, BA[1:0] = 0 instead															
		8	32-35	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 0 instead															
		9	36-39	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] instead															
		10	40-43	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 2 instead															
		11	44-47	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 3 instead															
		12	48-51	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 1 instead															
		13	52-55	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 2 instead															
		14	56-59	repeat SubLoop 1, use BG[1:0] = 2, BA[1:0] = 3 instead															
		15	60-63	repeat SubLoop 0, use BG[1:0] = 3, BA[1:0] = 0 instead															

<sup>1</sup> DQS\_t, DQS\_c are used according to WR Commands, otherwise VDDQ.

<sup>2</sup>. D 3 6 ↑ o IX II ↑ A C ↑ T b IX↑ 2 3 o T ↑ 6 A T

<sup>3</sup> Burst Sequence driven on each DQ signal by Command.

<sup>4</sup> For x8 devices only

Table26 DD5B Measurement Loop Pattern<sup>1</sup>

CK_tCK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0]	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
Toggle Static High	0	0	REF	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	-
		1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
		2	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
		3	D_n, D_n	0	1	1	0	1	0	1	1	1	0	0	0	7	F	0	-
		4	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	0	7	F	0	-
	5-7		repeat pattern 1...4, use BG[1:0] = 1, BA[1:0] = 1 instead																
	8-11		repeat pattern 1...4, use BG[1:0]=BA[1:0]=2 instead																
	12-15		repeat pattern 1...4, use BG[1:0] = 1, BA[1:0] instead																
	16-19		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 1 instead																
	20-23		repeat pattern 1...4, use BG[1:0] = 1, BA[1:0] instead																
	24-27		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 3 instead																
	28-31		repeat pattern 1...4, use BG[1:0] = 1, BA[1:0] instead																
	32-35		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 0 instead <sup>4</sup>																
	36-39		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 1 instead																
	40-43		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 2 instead																
	44-47		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 3 instead																
	48-51		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 1 instead																
	52-55		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 2 instead																
	56-59		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 3 instead																
	60-63		repeat pattern 1...4, use BG[1:0]=BA[1:0] = 0 instead <sup>4</sup>																
	2	64 ... nRFC1	repeat SubLoop 1, Truncate, if necessary																

<sup>1</sup> DQS\_t, DQS\_c are VDDQ

<sup>2</sup>. D 3 \$↑ o IX II ↑ Д Ц ↑ τ ь IX↑ ㄣろを о τ ↑ \$ д τ

<sup>3</sup> DQ signals are VDDQ

<sup>4</sup> For x8 devices only

## Table 27 DD7 Measurement Loop Pattern<sup>1,2</sup>

<sup>1</sup> DQS\_t, DQS\_c are VDDQ

Reference source not found. Between two address A[15:00]=0x04000 and A[15:00]=0x03F8 during ACT to ensure accurate current measurements.

<sup>3</sup>. D 3 ♂↑ о IX II ♂↑ д Ц↑т ь IX↑ ㄩろを от ↑ ♂ д т

<sup>4</sup> Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ.

CK_t / CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	Q[1:0]	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>
			10*nRC	Repeat subloop 1A, use BG[1:0]=1, use BA[1:0]=2 instead (bank 6)															
			11*nRC	Repeat subloop 2A, use BG[1:0]=1, use BA[1:0]=2 instead (bank 6)															
			12*nRC	Repeat subloop 1A use BG[1:0]=0, use BA[1:0]=3 instead (bank 3)															
			13*nRC	Repeat subloop 2A, use BG[1:0]=0, use BA[1:0]=3 instead (bank 3)															
			14*nRC	Repeat subloop 1A, use BG[1:0]=1, use BA[1:0]=0 instead (bank 4)															
			15*nRC	Repeat subloop 2A, use BG[1:0]=1, BA[1:0]=0 instead (bank 4)															
			16*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=0 instead (bank 8)															
			17*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=0 instead (bank 8)															
			18*nRC	Repeat subloop 1A, use BG[1:0]=3, BA[1:0]=1 instead (bank 13)															
			19*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=1 instead (bank 13)															
			20*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=2 instead (bank 10)															
			21*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=2 instead (bank 10)															
			22*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=3 instead (bank 15)															
			23*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=3 instead (bank 15)															
			24*nRC	Repeat subloop 1A, use BG[1:0]=2, use BA[1:0]=1 instead (bank 9)															
			25*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=1 instead (bank 9)															
			26*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=2 instead (bank 14)															
			27*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=2 instead (bank 14)															
			28*nRC	Repeatsubloop 1A, use BG[1:0]=2, use BA[1:0]=3 instead (bank 11)															
			29*nRC	Repeat subloop 2A, use BG[1:0]=2, use BA[1:0]=3 instead (bank 11)															
			30*nRC	Repeat subloop 1A, use BG[1:0]=3, use BA[1:0]=0 instead (bank 12)															
			31*nRC	Repeat subloop 2A, use BG[1:0]=3, use BA[1:0]=0 instead (bank 12)															
1			32*nRC	ACT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -															
			32*nRC + 1	D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -															
			32*nRC + 2	D_n 1 1 1 1 1 0 3 3 0 0 0 0 7 F 0 -															
			32*nRC + 3	Repeat last 2 cycles until (32*nRC) + nRRD truncate if necessary															
2			32*nRC + nRRD	Repeat loop 1, use BG[1:0]=1,BA[1,0]=1 ( bank 5) instead															
			32*nRC + 2*nRRD	Repeat loop 1, use BG[1:0]=0,BA[1,0]=2 (bank 2) instead															
			32*nRC + 3*nRRD	Repeat loop 1, use BG[1:0]=1,BA[1,0]=3 ( bank 7) instead															
3			32*nRC + 4*nRRD	D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -															
			32*nRC + 4*nRRD+1	D_n 1 1 1 1 1 0 3 3 0 0 0 0 7 F 0 -															
			☆	Repeat the above 2 cycles until (32*nRC) + nRCD															
4			32*nRC + nRCD	RDA 0 1 1 0 1 0 0 0 0 0 0 1 0 0 0 D0=69,D1=69 D2=69,D3=69 D4=69,D5=69															

<sup>1</sup> For x8 devices only

CK_t / CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>
																		D6=69,D7=-
			32*nRC + nRCD+1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	-
			32*nRC + nRCD+2	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0
			👑	Repeat last two cycles until (32*nRC) + nRCD+ nRRD-1														
	5		32*nRC + nRCD + nRRD	Repeat loop 4, use BG[1:0]=1,BA[1,0]=1 ( bank 5) instead														
			32*nRC + nRCD + 2*nRRD	Repeat loop 4, use BG[1:0]=0,BA[1,0]=2 (bank 2) instead														
			32*nRC + nRCD + 3*nRRD	Repeat loop 4, use BG[1:0]=1,BA[1,0]=3 ( bank 7) instead														
	6		32*nRC + nRCD + 4*nRRD	D	1	0	0	0	0	0	0	0	0	0	0	0	0	-
			32*nRC + nRCD + 4*nRRD+1	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0
			👑	Repeat last two cycles until (32*nRC) + nFAW														
	7		32*nRC + nFAW	RepeatSubLoop 1, use BG[1:0] = 0, BA[1:0] = 1 instead (Bank 1)														
			32*nRC + nFAW + nRRD	RepeatSubLoop 1, use BG[1:0] = 1, BA[1:0] = 2 instead (Bank 6)														
			32*nRC + nFAW + 2*nRRD	RepeatSubLoop 1, use BG[1:0] = 0, BA[1:0] = 3 instead (Bank 3)														
			32*nRC + nFAW + 3*nRRD	RepeatSubLoop 1, use BG[1:0] = 1, BA[1:0] = 0 instead (Bank 4)														
			32*nRC + nFAW + 4*nRRD	Repeat SubLoop 3 until 32*nRC+nFAW+nRCD														
			32*nRC + nFAW+nRCD	Repeatsubloop 4, use BG[1:0]=0, BA[1:0]=1 instead(Bank 1)														
			32*nRC + nFAW+nRCD + nRRD	Repeatsubloop 4, use BG[1:0]=1, BA[1:0]=2 instead(Bank 6)														
			32*nRC + nFAW+nRCD + 2*nRRD	Repeatsubloop 4, use BG[1:0]=0, BA[1:0]=3 instead(Bank 3)														
			32*nRC + nFAW+nRCD + 3*nRRD	Repeat subloop 4, use BG[1:0]=1, BA[1:0]=0 instead (Bank 4)														
			32*nRC + nFAW+nRCD + 4*nRRD	Repeat SubLoop 3 until 32*nRC+2*nFAW														

CK_t / CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BA[1:0] <sup>1</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>
8			32*nRC + 2*nFAW	RepeatSubLoop 1, use BG[1:0] = 2, BA[1:0] = 0 instead (Bank 8)															
			32*nRC + 2*nFAW+ nRRD	RepeatSubLoop 1, use BG[1:0] = 3, BA[1:0] = 1 instead (Bank 13)															
			32*nRC + 2*nFAW + 2*nRRD	RepeatSubLoop 1, use BG[1:0] = 2, BA[1:0] = 2 instead (Bank 10)															
			32*nRC + 2*nFAW + 3*nRRD	RepeatSubLoop 1, use BG[1:0] = 3, BA[1:0] = 3 instead (Bank 15)															
			32*nRC + 2*nFAW + 4*nRRD	Repeat SubLoop 3 until 32*nRC+2*nFAW+nRCD															
			32*nRC + 2*nFAW+nRCD	Repeatsubloop 4, use BG[1:0]=2, BA[1:0]=0 instead(Bank 8)															
			32*nRC + 2*nFAW+nRCD + nRRD	Repeatsubloop 4, use BG[1:0]=3, BA[1:0]=1 instead(Bank 13)															
			32*nRC + 2*nFAW+nRCD + 2*nRRD	Repeatsubloop 4, use BG[1:0]=2, BA[1:0]=2 instead(Bank 10)															
			32*nRC + 2*nFAW+nRCD + 3*nRRD	Repeat subloop 4, use BG[1:0]=3, BA[1:0]=3 instead (Bank 15)															
			32*nRC + 2*nFAW+nRCD + 4*nRRD	Repeat SubLoop 3 until 32*nRC+3*nFAW															
9			32*nRC + 3*nFAW	RepeatSubLoop 1, use BG[1:0] = 2, BA[1:0] = 1 instead (Bank 9)															
			32*nRC + 3*nFAW+ nRRD	RepeatSubLoop 1, use BG[1:0] = 3, BA[1:0] = 2 instead (Bank 14)															
			32*nRC + 3*nFAW + 2*nRRD	RepeatSubLoop 1, use BG[1:0] = 2, BA[1:0] = 3 instead (Bank 11)															
			32*nRC + 3*nFAW + 3*nRRD	RepeatSubLoop 1, use BG[1:0] = 3, BA[1:0] = 0 instead (Bank 12)															
			32*nRC + 3*nFAW + 4*nRRD	Repeat SubLoop 3 until 32*nRC+3*nFAW+nRCD															
			32*nRC+ 3*nFAW+nRCD	Repeatsubloop 4, use BG[1:0]=2, BA[1:0]=1 instead(Bank 9)															
			32*nRC+ 3*nFAW+nRCD+ nRRD	Repeatsubloop 4, use BG[1:0]=3, BA[1:0]=2 instead(Bank 14)															
			32*nRC+ 3*nFAW+nRCD+ 2*nRRD	Repeatsubloop 4, use BG[1:0]=2, BA[1:0]=3 instead(Bank 11)															

<sup>1</sup> For x8 devices only

CK_t / CK_c	CKE	SubLoop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BA[1:0]	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>
10			32*nRC+3*nFAW+nRCD+3*nRRD	Repeat subloop 4, use BG[1:0]=3, BA[1:0]=0 instead (Bahk 12)															
			32*nRC+3*nFAW+nRCD+4*nRRD	Repeat Subloop1 until 32*nRC+4*nFAW															
			32*nRC + 4*nFAW	RepeatSubloop 3 until nRG 1, if nRC > 4*nFAW. Truncate if necessary															

## 9.9 [ 9 / ☰ w L / ! [ ☰ / I ! w ! / ☰ ☰ L9awLLb{ D ☰ Lt / ! { w !! ab95 ☰ S

Electrical Characteristics and AC Timing parameters are as follows.

Table28 ☰Clock Timing

Parameter		Symbol	STDDR41333		Units
			Min	Max	
Clock Period Average (DLL off mode)	tCK (DLL_OFF)		8	-	ns
Clock Period Average	tCK (DLL_OFF)		8	-	ns
High pulse width average	tCH (AVG)		0.48	0.52	CK
Low pulse width average	tCL (AVG)		0.48	0.52	CK
Clock period jitter	Total	tJITper_tot	-63	63	ps
	Deterministic	tJITper_dj	-31	31	ps
	DLL Locking	tJITper_lck	-50	50	ps
Clock absolute period	tCK (ABS)	MIN = tCK (AVG) MIN + tJITper_tot MIN; MAX = tCK(AVG) MAX + tJITper_totMAX			ps
Clock absolute high pulse width (includes duty cycle jitter) (includes duty cycle jitter)	tCH (ABS)	0.45	-		tCK (AVG)
Clock absolute low pulse width (includes duty cycle jitter)	tCL (ABS)	0.45	-		tCK (AVG)

<sup>1</sup> Applicable from tCK (AVG) MIN to tCK (AVG) MAX as stated in the Speed Bin tables.

Parameter	Symbol	STDDR4133		Units
		Min	Max	
Cycleto-cycle jitter	Total	tJITper_tot	125	ps
	Deterministic	tJITper_dj	3	
	DLL Locking	tJITper,lck	100	
Cumulative Error across	2 cycles	tERR2per	-92	ps
	3 cycles	tERR3per	-109	ps
	4 cycles	tERR4per	-121	ps
	5 cycles	tERR5per	-131	ps
	6 cycles	tERR6per	-139	ps
	7 cycles	tERR7per	-145	ps
	8 cycles	tERR8per	-151	ps
	9 cycles	tERR9per	-156	ps
	10 cycles	tERR10per	-160	ps
	11 cycles	tERR11per	-164	ps
	12 cycles	tERR12per	-168	ps
	II ェ ろわ 49, 50 cycles	tERRnper	tERRnper MIN = $(1 + 0.68\ln[n]) \times tJITper MIN$  tERRnper MAX = $(1 + 0.68\ln[n]) \times tJITper MAX$ 145-124124109109	ps

**Table29 DQ Input Timing**

Parameter	Symbol	DDR4133		Units
		Min	Max	
Data setup time to DQS_t, DQS_c	Base(calibrated Vref)	tDS	Refer to DQ Input Receiver Specification section (approximately 0.15tCK to 0.35tCK)	-
	Non-calibrated Vref	tPDA_S	minimum of 0.5ui	ui
Data hold time from DQS_t, DQS_c	Base (calibrated Vref)	tDH	Refer to DQ Input Receiver Specification section (approximately 0.15tCK to 0.35tCK)	
	Non-calibrated Vref	tPDA_H	minimum of 0.5ui	ui

DQ and DM minimum data pulse width for each input	tDIPW	0.58	-	Uld
---	-------	------	---	-----

**Table30 DQ Output Timing**

Parameter	Symbol	DDR4133		Units
		Min	Max	
DQS_t, DQS_c to DQ skew, per group, per access	tDQSQ	-	0.16	Uld
DQ output hold time from DQS_t, DQS_c	tQH	0.76	-	Uld
Data valid window per device: tQH+tDQSQ for a device	tDVWd	0.63	-	Uld
Data valid window per device per pin: tQH+tDQSQ per pin for a device	tDVWp	0.66	-	Uld
DQ LowZ time from CK_t, CK_c	tLZDQ	-450	225	ps
DQ HighZ time from CK_t, CK_c	tHZDQ	-	225	ps

**Table31 DQ Strobe Input Timing**

Parameter	Symbol	SFDDR4133		Units
		Min	Max	
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge	tDQSS	-0.27	0.27	CK
DQS_t, DQS_c differential input low pulse width	tDQL	0.46	0.54	CK
DQS_t, DQS_c differential input high pulse width	tDQSH	0.46	0.54	CK
DQS_t, DQS_c falling edge setup to CK_t, CK_c rising edge	tDSS	0.18	-	CK
DQS_t, DQS_c falling edge hold from CK_t, CK_c rising edge	tDSH	0.18	-	CK
DQS_t, DQS_c differential WRITE preamble	tWPRE	0.9	-	CK
DQS_t, DQS_c differential WRITE postamble	tWPST	0.33	-	CK

**Table32 DQ Strobe Output Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
DQS_t, DQS_c rising edge output access time from rising CK_t, CK_c	tDQSCK	-225	225	ps
DQS_t, DQS_c rising edge output variance window per MRAM	tDQSCKi	-	370	ps
DQS_t, DQS_c differential output high time	tQSH	0.38	-	CK
DQS_t, DQS_c differential output low time	tQSL	0.38	-	CK
DQS_t, DQS_c Lowtime (RL 1)	tLZDQS	-450	225	ps
DQS_t, DQS_c Hightime (RL + BL/2)	tHZDQS	-	225	ps
DQS_t, DQS_c differential READ preamble	tRPRE	0.9	-	CK
DQS_t, DQS_c differential READ postamble	tRPST	0.33	-	CK

**Table33** Command and Address Timing

Parameter	Symbol	STDDR41333		Units
		Min	Max	
DLL Locking Time	tDLLK	597	-	CK
CMD, ADDR setup time to CK_t, CK_c referenced to VIH(AC) and VIL(AC) level	Base tIS	115	-	ps
	VREFCA tISVREF	215	-	ps
CMD, ADDR hold time to CK_t, CK_c referenced to VIH(DC) and VIL(DC) level	Base tIH	140	-	ps
	VREFCA tIHVREF	215	-	ps
CTRL, ADDR pulse width for each input	tIPW	600	-	ps
ACTIVATE to internal READ or WRITE delay	tRCD	135	-	ns
PRECHARGE command period	tRP	7.5	-	ns
STORE operation period	tSTP	380	-	ns
ACTIVATE-to-PRECHARGE command period	tRAS	143	-	ns
ACTIVATE-to-ACTIVATE or REF command period	tRC	190	-	ns
ACTIVATE-to-ACTIVATE command period to different bank groups	tRRD_S	10	-	ns
ACTIVATE-to-ACTIVATE command period to same bank group	tRRD_L	10	-	ns
Four ACTIVATE windows	tFAW	240	-	ns

<sup>1</sup>{ **Table12** - JEDEC79-4A Specification Deviations **Table18** STDDR41333 Speed Bin Operating Conditions

<sup>2</sup>{ **Table14** - JEDEC79-4A Specification Enhancements **Table18** STDDR41333 Speed Bin Operating Conditions

Table34 Command and Address Timing with (CL)

Parameter	Symbol	CL	STDDR41333		Units
			Min	Max	
WRITE recovery time	tWR	-	15	-	ns
Delay from start of internal WRITE transaction to internal READ command Both same bank group and different bank group for BL8	tWTR_L and tWTR_S	10	4	-	CK
Delay from start of internal WRITE transaction to internal READ command Both same bank group and different bank group for C4	tWTR_L and tWTR_S	10	6	-	CK
READ-to-PRECHARGE time	tRTP	MIN = greater of 4CK or 7.5ns			CK
CAS_n-to-CAS_n command delay to different bank group	tCCD_S		4	-	CK
CAS_n-to-CAS_n command delay to same bank group	tCCD_S		4	-	CK
Auto precharge write recovery + precharge time	tDAL	MIN = WR + ROUNDUP(tRP/tCK(AVG)) MAX = N/A			CK

**Table35 MRS Command Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
MRS command cycle time	tMRD	8	-	CK
MRS command cycle time in PDA mode	tMRD_PDA	MIN = greater of (16nCK, 10ns)		CK
MRS command update delay	tMOD	MIN = 24		CK
MRS command update delay in PDA mode	tMOD_PDA	MIN = tMOD		CK
MRS command to DQS drive in preamble train	tSDO	MIN = tMOD + 9ns		ns

**Table36 MPR Command Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
Multipurpose register recovery time	tMPRR	MIN = 1		CK
Multipurpose register write recovery time	tWR_MPR	MIN = tMOD		CK

**Table37 Connectivity Test Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
TEN pin HIGH to CS_n LOW after CT mode	tCT_Enable	200	-	ns
CS_n LOW and valid input to valid output	tCT_Valid	-	200	ns
CK_t, CK_c valid and CKE HIGH after TEN goes low	tCTECT_Valid	10	-	ns

**Table38 Calibration and V<sub>REFDQ</sub> Train Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
ZQCL command: Long calibration time	tZQinit	1024	-	ns
	tZQoper	512	-	ns
The V <sub>REF</sub> increment/decrement step time	VREF_time	MIN = 150		ns
Enter V <sub>REFDQ</sub> training mode to the first write or V <sub>REFDQ</sub> MRS command delay	tVREFDQE	MIN=150		ns
Exit V <sub>REFDQ</sub> training mode to the first WRITE command delay	tVREFDQX	MIN=150		ns

<sup>1</sup> CK\_t and CK must be complementary during Connectivity Test maintaining differential input

**Table39 Initialization and Reset Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
Exit reset from CKE HIGH to a valid command	tXPR	MIN = greater of 5CK or tRFC (MIN) + 10ns	-	ns
RESET_L pulse low after power stable	tPW_RESET_S	20	-	μs
RESET_L pulse low at power	tPW_RESET_L	200	-	μs
Begin power supply ramp to power supplies stable	tVDDPR	N/A	200	ms
RESET_n LOW to power supplies stable	tRPS	0	0	ns
RESET_n LOW to I/O and High-Z	tIOZ	N/A	undefined	ns

**Table40 Refresh Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
REFRESH-ACTIVATE or REFRESH command period (all bank groups)	tRFC	tRFC = tST <sup>2</sup>	-	ns
Average periodic refresh interval	tREFI	See Note 3	-	μs

**Table41 SelfRefresh Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
Exit selfrefresh to commands not requiring a locked DLL SRX to commands not requiring locked DLL in selfrefresh abort	tXS	10	-	ns
Exit selfrefresh to ZQCL, and MRS (CL, CW WR, RTP and geardown)	tXS_FAST	10	-	ns
Exit selfrefresh to commands requiring a locked DLL	tXSDL	tDLLK <sub>(MIN)</sub>	-	CK

<sup>1</sup> The STDDR4 device does not support the Fine Granularity Refresh Mode. These parameters are referenced to tRFC.

<sup>2</sup> tST is specified in Table 18 STDDR41333 Speed Bin Operating Conditions and Table 65 Bank Saggering Time.

<sup>3</sup> A refresh interval is not required. However, a REFRESH command may be used to ensure last data written is persistent.

<sup>4</sup> The STDDR4 device does not support Fine Granularity Refresh Mode. These parameters are referenced to tRFC.

Parameter	Symbol	STDDR41333		Units
		Min	Max	
Minimum CKE low pulse width for selfrefresh entry to selfrefresh exit timing	tCKESR	tST <sup>1</sup>	-	CK
Valid clocks after selfrefresh entry (SRE) or power-down entry (PDE)	tCKSRE	MAX (5CK,10ns)	-	CK
Valid clocks before self-refresh exit (SRX) or power-down exit (PDX), or reset exit	tCKSRX	MAX (5CK,10ns)	-	CK

**Table42 Power Down Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
Exit powerdown with DLL on to any valid command	tXP	MAX (4CK,6ns)	-	CK
CKE MIN pulse width	tCKE(MIN)	MAX (3CK,5ns)	-	CK
Command pass disable delay	tCPDED	8	-	CK
Powerdown entry to powerdown exit timing	tPD	tCKE (MIN)	-	CK
Begin powerdown period prior to CKE registered HIGH	tANPD	WL- 1CK	WL- 1CK	CK
Powerdown entry period: ODT either synchronous or asynchronous	PDE	Greater of tANPD or tRF REFRESH command to CKE LOW time		CK
Powerdown exit period: ODT either synchronous or asynchronous	PDX	tANPD + tXP DLL		CK
ACTIVATE command to powerdown entry	tACTPDEN	1	-	CK
PRECHARGE/PRECHARGE ALL command power-down entry	tPRPDEN	1	-	CK
REFRESH command to powerdown entry	tREFPDEN	1	-	CK
MRS command to powerdown entry	tMRSPDEN	tMOD <sub>(MIN)</sub>	-	CK
READ/READ with auto precharge command power-down entry	tRDPDEN	MIN = RL + 4 + 1		CK
WRITE command to powerdown entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	MIN = WL + 4 + tWR / tCK(AVG)		CK
WRITE command to powerdown entry (BC4MRS)	tWRPBC4DEN	MIN = WL + 2 + tWR / tCK(AVG)		CK

<sup>1</sup> tST is specified in Table18 STDDR41333 Speed Bin Operating Conditions and Table65 Bank Staggering Time.

Parameter	Symbol	STDDR41333		Units
		Min	Max	
WRITE with auto precharge command to power-down entry (BL8OTF, BL8MRS, BC4O)	tWRAPDEN	MIN = WL + 4 + WR +	CK	CK
WRITE with auto precharge command to power-down entry (BC4MRS)	tWRAPBC4DEN	MIN = WL + 2 + WR + 1	CK	CK

**Table43 Write Leveling Timing**

Parameter	Symbol	STDDR41333		Units
		Min	Max	
First DQS_t, DQS_c rising edge after write leveling mode is programmed	tWLMRD	40	-	CK
DQS_t, DQS_c delay after write leveling mode is programmed	tWLDQSEN	25	-	CK
Write leveling setup from rising CK_t, CK_cr crossing to rising DQS_t, DQS_c crossing	tWLS	0.13	-	CK
Write leveling hold from rising DQS_t, DQS_c crossing to rising CK_t, CK_c crossing	tWLH	0.13	-	CK
Write leveling output delay	tWLO	0	9.5	ns
Write leveling output error	tWLOE	0	2	ns

## 10. t h ° 9 w - t L b L x L ! [ L à ! x L h b { 9 v - 9 b

### 10.1 Default Values

For powerup and reset initialization, in order to prevent the device from functioning improperly default values for the following MR settings need to be defined.

- Gear down mode MR3 A[3]): 0 = 1/2 Rate
- PerdeviceAddressability(PDA)(MR3 A[4]): 0 = Disable
- Max Power Saving Mode (MR4 A[1]): 0 = Disable
- CS to Command/Address Latency (MR4 A[8:6]): 000 = Disable
- CA Parity Latency Mode (MR5 A[2:0]): 000 = Disable

### 10.2 Power Up Initialization Sequence

1. Apply power RESET\_is recommended to be maintained below 0.2VDD all other inputs may be undefined)RESET\_needs to be maintained for minimum 200µs with stable power. / Y 9 G ↑ ix 5 1/3 T o RESET\_being Deasserted(minimum time 10ns). The power voltage ramp time between 300mV to Vmin must be no greater than 200ms; and

during the ramp,  $V_D \geq V_{DDQ}$  and  $(V_D - V_{DDQ}) < 0.3V$ .  $V_P$  must ramp at the same time or earlier than  $V_D$  and  $V_P$  must be equal to or higher than  $V_D$  at all times.

During power up, either of the following conditions may exist and must be met:

- Apply  $V_P$  without any slope reversal before or at the same time  $V_D$  and  $V_{DDQ}$
- $V_{DD}$  and  $V_{DDQ}$  are driven from a single power converter output and apply  $V_{DDQ}$  without any slope reversal before or at the same time  $V_D$  and  $V_{REFCA}$
- The voltage levels on all pins other than  $V_D$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be larger than or equal to  $V_{SS}$  and  $V_{SQ}$  on the other side.
- $V_T$  is limited to 0.76V max once power ramp is finished.
- $V_{REFCA}$  tracks  $V_D/2$ .
- or
- Apply  $V_P$  without any slope reversal before or at the same time  $V_D$
- Apply  $V_D$  without any slope reversal before or at the same time  $V_{DDQ}$ .
- Apply  $V_{DDQ}$  without any slope reversal before or at the same time  $V_D$  &  $V_{REFCA}$
- The voltage levels on all pins other than  $V_D$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_D$  on one side and must be larger than or equal to  $V_{SS}$  and  $V_{SQ}$  on the other side.

2. After RESET\_n is asserted, wait for another 500 $\mu$ s until CKE becomes active. During this time, the device will start internal initialization; this will be done independently of external clocks.

3. Clocks (CK\_t, CK\_c) need to be started and stabilized for at least 10ns or 5tCK (whichever is larger) before CKE goes active. Since CKE is a synchronous signal, spending setup time to clock (tIS) must be met. Also a DESELECT command must be registered

→ \$ ↑ D<sub>p</sub> ↑ L { ↑ T ↑ ɔix ↑ \$ I T ↑ IX ↓ ½ IXΔ Å, Ç↑ ↓ ½ IXΔ Å ↑ T O Å  
W T ↑ T ↑ ɔ / Y 9 II T T O ↑ ↑ IX g T ↓ IX II ↑ \$ I T O Å Sequence is T € \$ ↑ T ↑ T ↑

finished, including expiration of tDLLK and tZQinit.

4. The STDDR4 device keeps its ordie termination in high impedance state as long as RESET\_n is asserted. Further, the device keeps its ordie termination in the high impedance state after RESET\_n deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If R<sub>T(NOM)</sub> is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tDLLK and tZQinit.

5. After CKE is registered HIGH, wait a minimum of RESET CKE EXIT time, tXPR, before issuing the first MRS command to load mode register (tXPR = MAX (tXS; 5 × tCK)).

6. Issue MRS command to load MR3 with all application settings, wait tMRD.

7. Issue MRS command to load MR6 with application settings, wait tMRD.

8. Issue MRS command to load MR5 with all application settings, wait tMRD.
9. Issue MRS command to load MR4 with all application settings, wait tMRD.
10. Issue MRS command to load MR1 with all application settings, wait tMRD.
11. Issue MRS command to load MR0 with all application settings, wait tMOD.
12. Issue a ZQCL command to start ZQ calibration.
13. Wait for tDLLK and tZQinit to complete.
14. The device will be ready for normal operation.




Figure5 - Reset and Initialization Sequence at Power Ramping

#### Notes:

1. From time point Td until Tk, a DES command must be applied between MRS and ZQCL commands.
2. MRS commands must be issued to all registers that have defined settings.
3. In general, there is no specific sequence for setting the MRS locations (except for dependent or co-related features such as ENABLE DLL in MR1 prior to RESET DLL in MR0, for example.)
4. TEN is not shown; however, it is assumed to be held to LOW.

## 10.3 Reset with Stable Power

The following sequence is required for RESET at no power interruption initialization:




Figure6 - Reset with Stable Power

Notes:

1. Assert **RESET\_n** below  $0.2 \times V_{DD}$  any time a Reset is needed (all other inputs may be undefined). **RESET\_n** must be maintained for a minimum of 100ns. **CKE** is pulled LOW before **RESET\_n** is deasserted (minimum time 10ns).
2. Follow Steps 2 through 7 in the Reset and Initialization Sequence at [Power Pumping](#) procedure.

When the Reset sequence is complete, the device is ready for normal operation.

3. From time point **Td** until **Tk**, a DES command must be applied between MRS and ZQCL commands.
4. MRS commands must be issued to all mode registers that have ~~definitions~~ settings.
5. In general, there is no specific sequence for setting the MRS locations (except for dependent or correlated features such as ENABLE DLL in MR1 prior to RESET DLL in MR0, for example.)
6. TEN is not shown; however, it is assumed to be held to LOW.

## 10.4 Uncontrolled Power Down Sequence

In the event of an uncontrolled ramping down of the supply,  $V_{DD}$  is allowed to be less than  $V_{DDQ}$  provided the following conditions are met:

- Condition A:  $V_{DD}$  and  $V_{DDQ}$  are ramping down (as part of turning off) from normal operating levels.
- Condition B: The amount that  $V_{DD}$  may be less than  $V_{DDQ}$  is less than or equal to 500mV.
- Condition C: The time  $V_{DD}$  may be less than  $V_{DDQ}$   $\frac{1}{3}$  of the time  $V_{DDQ}$  is ramping down. This condition applies to both the initial power down sequence and during a power cycle.
- Condition D: The time  $V_{DD}$  may be less than 2.0V and above  $V_{DDQ}$   $\frac{1}{3}$  of the time  $V_{DDQ}$  is ramping down. This condition applies to both the initial power down sequence and during a power cycle.

Note: In order to maintain non-volatility, all banks must be precharged and the **BAO** command issued before  $V_{DD}$  falls below the specified minimum values.


## 11. a h 5 9 w 9 D L { ☰ 9 w {

### 11.1 Programing the Mode Registers

For application flexibility, various functions, features, and modes are programmable in seven Mode Registers, provided by the device as user defined variables that must be programmed via a Mode Register Set (MRS) command. Mode Registers are divided into various fields depending on the functionality and/or modes. Since Mode Registers (MRn) do not have default values defined, contents of Mode Registers must be initialized and/or reinitialized, i.e. written, after power up and/or reset for proper operation. The contents of Mode Registers can be altered by executing the MRS command during normal operation.

When programming the Mode Registers, even if the user chooses to modify only a subset of the MRS fields, all address fields within the accessed Mode Register must be redefined when the MRS command is issued. MRS commands do not affect the array contents which means these commands can be executed any time after power

The MRS command cycle time  $t_{MRS}$  is required to complete the write operation to the Mode Register and is the minimum time required between two MRS commands shown in Figure 7 - t<sub>MRS</sub> Timing



## Figure7 - $t_{MRD}$ Timing

## Notes:

1. This timing applies to all MRS commands with the following exceptions:
  2.  $t_{MRD}$  applies to all MRS commands with the following exceptions:
    3. Geardown mode
    4. CA parity mode
    5. CAL mode
    6. Per-DRAM addressability mode
    7.  $V_{REFDD}$  training value,  $V_{REFDD}$  training mode, and  $V_{REFDD}$  training range

Some of the Mode Register settings affect the address/command/control input functionality. In these cases, the next MRS command can be allowed when the function updating by current MRS command completes. This type of MRS command does not apply tMRD time~~ext~~ to MRS command, however, these MRS command input cases have unique MR setting procedure, so refer to individual function descriptions. These commands include:

- PerDeviceAddressability mode
  - $V_{REFD}$  training value
  - $V_{REFD}$  training mode
  - $V_{REFD}$  training range

The MRS command to Non-MRS command delay, tMOD, is required for the device to update features, and is the minimum time required from an MRS command to a MRS command excluding DES is shown in Figure 8 - t<sub>MOD</sub> Timing.




Figure 8 - t<sub>MOD</sub> Timing

The Mode Register contents can be changed using the same command and timing requirements during normal operation as long as the device is in the idle state, i.e., all banks are in the precharged state with RAS satisfied, all store operations are complete with CAS satisfied, all data bursts are completed and CKE is high prior to writing into the Mode Register.

In some of the Mode Register setting cases, function updating takes longer than  $t_{MOD}$ . This type of MRS does not apply tMOD timing to next valid command, excluding DES. These MRS command input cases have unique mode register setting procedures, so refer to the individual function description.

## 11.2 Mode Register Structure

Table44 Mode Register0 (MR0)

Mode Register	Operating Mode	Description	
BG1	RFU	Reserved, must be 0	
BG0, BA1:BA0	MR Select	000 = Not Supported 001 = Not Supported 010 = MR2 011 = Not Supported	100 = Not Supported 101 = Not Supported 110 = Not Supported 111 = Not Supported
A13	NOMEM	0 = Disable NOMEM mode	1 = Enable NOMEM mode
A11:A9	WR/RT <sup>3</sup>	000 = 10/5 001 = 12/6 010 = 14/7 011 = 16/8	100 = 18/9 101 = 20/10 110 = 24/12 111 = Reserved
A8 Reset	DLL	0 = No	1 = Yes
A7	TM	0 = Normal	1 = Test
A12, A6:A4, A2	CAS Latency	00001 = 10CK	Only CL=10 is supported
A3	Read Burst	Type 0 = Sequential	1 = Not Supported
A1:A0	Burst Length	00 = 8 (Fixed) 01 = BC4 or 8 (on the fly)	10 = BC4 (fixed) 11 = Reserved

<sup>1</sup> Reserved for Register control word setting. The device responds only to BG0, BA1:BA0=0000. Device operation is not defined for any other setting.

<sup>2</sup> WR (write recovery for AUTOPRECHARGE) min in clock cycles is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns] / tCK[ns]). The WR value in the mode register must be programmed to be equal to or larger than WRmin. The programmed WR value is used with tRP to determine tDAL.

<sup>3</sup> The table shows the encodings for Write Recovery and internal Read command to PRECHARGE command delay. For actual Write recovery timing please refer to AC timing table

<sup>4</sup> Read Burst Types other than Sequential are not supported. See Table 61 - Burst Length, Type and Order for more information.

Table45 Mode Register 1(MR1)

Mode Register	Operating Mode	Description	
BG1	RFU	Reserved, must be 0	
BG0, BA1:BA0	MR Select	000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = RCW	100 = MR4 101 = MR5 110 = MR6 111 = RCW
A13	MEM	Reserved, must be 0	-
A12	QOFF <sup>2</sup>	0 = Output buffer enabled	1 = Output buffer disabled
A11	TDQS Enable	0 = Disabled	1 = Enabled
A10:A8	R <sub>TT(NOM)</sub>	000 = R <sub>TT(NOM)</sub> DisableOnly 001 = Not Supported 010 = Not Supported 011 = Not Supported 100 = Not Supported 101 = Not Supported 110 = Not Supported 111 = Not Supported	100 = Not Supported 101 = Not Supported 110 = Not Supported 111 = Not Supported
A7	Write Leveling Enable	0 = Disabled	1 = Enabled
A6:A5	RFU	Reserved, must be 00	-
A4:A3	Additive Latency	Not supported, must be 00	= 0 (AL disabled)
A2:A1	Output driver impedance control	00 = RZQ/7 01 = RZQ/5	10 = RZQ/6 11 = Reserved
A0	DLL Enable	0 = Disabled <sup>3</sup>	1 = Enabled

<sup>1</sup> Reserved for Register Control Word setting. The device ignores MR command with BG0, BA1;BA0=111 and o IXτ ↓ II↑ ↑ τ ↓ ixIX II o ° Dp τ II w C - a w { at Defined. ↓ τ ↑ ↑ G II€ G ↓ ↓ τ ↑ ↗ o τ ↓

<sup>2</sup> Outputs disabled DQs, DQS\_t, DQS\_c

<sup>3</sup> These features are disabled. Any attempt to change these bits will be ignored

<sup>4</sup> { ↑ Ц↑ τ ↓ ↑ τ ↑ τ ↑ τ o ↑ IX タれ Ц↑ 5 G↑ Цг ½ τ タ G↑ Dp ↑ τ ↓ ixτ d ↑ ↑ IX 5 5 w タ

**Table46 Mode Register 2(MR2)**

Mode Register	Operating Mode	Description	
BG1	RFU	Reserved, must be 0	
BG0,BA1:BA0	MR Select	000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = RCW	100 = MR4 101 = MR5 110 = MR6 111 = RCW
A13	TRR Mode	Not supported, must be <sup>20</sup> 0	0 = Disabled
A12	Write CRC	Not supported, must be <sup>20</sup> 0	0 = Disabled
A11:A9	R <sub>TT(WR)</sub>	000 = Dynamic ODT off	-
A8:A2	TRRMode - BGn control	0 = Disabled	1 = Enabled
A7:A6	Low Power Array Self Refresh	Reserved, must be 00	-
A5:A3	CAS Write Latency (CW)	000 = 9 only	CWL = 9 only
A1:A0	TRRMode - BAn control	Not supported, must be 00	-

**Table47 Mode Register 3 (MR3)**

Mode Register	Operating Mode	Description	
BG1	RFU	Reserved, must be 0	-
BG0, BA1:BA0	MR Select	000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = RCW	100 = MR4 101 = MR5 110 = MR6 111 = RCW
A13	RFU	Reserved, must be 0	-
A12:A11	MPR Read Format	00 = Serial 01 = Not Supported <sup>4</sup>	10 = Not Supported <sup>4</sup> 11 = Not Supported <sup>4</sup>
A10:A9	Write CMD Latency when DM is enabled	00 = 4CK 01 = Not Supported <sup>4</sup>	10 = Not Supported <sup>4</sup> 11 = Reserved
A8	Refresh command executes Store All	0 = Disabled	1 = Enabled

<sup>1</sup> Reserved for Register Control Word setting, the device ignores MR command with BG0, BA1;BA0=111 and  
o IXτ ↑ II ↗↑ ↑ τ ↑ ixIX II o ↗ ° DpT II w C - a w Δ IXo τ ↑ τ ↑ ↑ G IIΈ G ↑ ↓ τ ↑ ↗ o τ ↑ II ,

<sup>2</sup> These features are disabled. Any attempt to change these bits will be ignored

<sup>3</sup> Reserved for Register Control Word setting, the device ignores MR command with BG0, BA1;BA0=111 and

o IXτ ↑ II ↗↑ ↑ τ ↑ ixIX II o ↗ ° DpT II w C - a w Δ IXo τ ↑ τ ↑ ↑ G IIΈ G ↑ ↓ τ ↑ ↗ o τ ↑ II ,

<sup>4</sup> These features are disabled. Any attempt to change these bits will be ignored

Mode Register	Operating Mode	Description	
A7:A6	Store all bank staggering	00 = 2 banks 01 = 4 banks	10 = 8 banks 11 = 16 banks
A5	Temperature sensor readout	Not supported, must be <sup>10</sup> 0	0 = Disabled
A4	PerDeviceaddress ability	0 = Disabled	1 = Enabled
A3	Geardown mode	Not supported, must be 0 <sup>1</sup>	0 = Disabled
A2	MPR Operation	0 = Normal	1 = Dataflow from/to MPR
A1:A0	MPR Page selection	00 = Page 0 01 = Page 1	10 = Page 2 11 = Page 3

Table48 MPR Page 0 (Training Pattern)

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Note
BA1:BA0	00 = MPR0	0	1	0	1	0	1	0	1	Read/Write (default value)
	01 = MPR1	0	0	1	1	0	0	1	1	
	10 = MPR2	0	0	0	0	1	1	1	1	
	11 = MPR3	0	0	0	0	0	0	0	0	

Table49 MPR Page 1 (Not Defined)

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Note
BA1:BA0	00 = MPR0	X	X	X	X	X	X	X	X	Read/Write (default value)
	01 = MPR1	X	X	X	X	X	X	X	X	
	10 = MPR2	X	X	X	X	X	X	X	X	
	11 = MPR3	X	X	X	X	X	X	X	X	

<sup>1</sup> These features are disabled. Any attempt to set-supported values will be ignored

Table50 MPR Page 2 (MRS Readout)

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Note	
BA1:BA0	00 = MPB	RFU	RFU	RTT(WR)	Temperature Sensor Status			CRC Write Enable	RTT(WR)	Read Only	
		-	-	MR2	-	-	MR2	MR2			
		-	-	A11	0	1	A12	A10	A9		
	01 = MPR	VREFDC	VREF Training Value							Gear Down Enable	
		MR6	MR6								
		A6	A5	A4	A3	A2	A1	A0	A3		
	10 = MPB	CAS Latency						CAS Write Latency			
		MR0						MR2			
	11 = MPB	A6	A5	A4	A2	A12	A5	A4	A3	Driver Impedance	
		RTT(NOM)				RTT(PARK)					
		MR1				MR5					
		A10	A9	A8	A8	A7	A6	A2	A1		

Table51 MPR Page 3 (Vendor Use Only)

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Note
BA1:BA0	00 = MPB	X	X	X	X	X	X	X	X	Read/Write (default value)
	01 = MPR	X	X	X	X	X	X	X	X	
	10 = MPB	X	X	X	X	X	X	X	X	
	11 = MPB	X	X	X	X	X	X	X	X	

Table52 Mode Register4 (MR4)

Mode Register	Operating Mode	Description	
BG1	RFU	Reserved, must be 0	-
BG0, BA1:BA0	MR Select	000 = MR0 001 = MR1 010 = MR2 011 = MR3	100 = MR4 101 = MR5 110 = MR6 111 = RCW <sup>1</sup>
A13	RFU	Reserved, must be 0	-
A12	Write Preamble	Not Supported, must be <sup>2</sup> 0	1 CK
A11	Read Preamble	Not Supported, must be <sup>2</sup> 0	1 CK
A10	Read Preamble Training Mode	0 = Disabled	1 = Enabled
A9	Selfrefresh Abort	Not Supported, must be <sup>2</sup> 0	0 = Disabled
A8:A6	CS to CMD / ADDR Latency Mode (cycles)	Not Supported, must be 000	000 = Disabled
A5	RFU	Reserved, must be 0	
A4	Internal V <sub>REF</sub> Monitor	0 = Disabled	1 = Enabled
A3	Temperature Controlled Refresh Mode	Not Supported, must be <sup>2</sup> 0	0 = Normal
A2	Temperature Controlled Refresh Range	Not Supported, must be <sup>2</sup> 0	1 = Disabled
A1	Maximum Power Savings Mode	Not Supported, must be <sup>2</sup> 0	0 = Disabled
A0	RFU	Reserved, must be 0	-

<sup>1</sup> Reserved for Register Control Word setting. The DDR4 device ignores the MR command with BG0,

<sup>2</sup> These features are disabled. Any attempt to change these bits will be ignored

<sup>3</sup> { Table 52 - JEDEC JESD79-4A Unsupported Feature Options

Table53 Mode Register5 (MR5)

Mode Register	Operating Mode	Description	
BG1	RFU	Reserved, must be 0	
BG0, BA1:BA0	MR Select	000 = MR0 001 = MR1 010 = MR2 011 = MR3	100 = MR4 101 = MR5 110 = MR6 111 = RCW
A13	RFU	Reserved, must be 0	-
A12	Read DBI	Not Supported, must be <sup>2</sup> 0	0 = Disabled
A11	Write DBI	Not Supported, must be <sup>2</sup> 0	0 = Disabled
A10	Data Mask	0 = Disabled	1 = Enabled
A9	CA Parity Persistent Error	Not Supported, must be <sup>2</sup> 0	0 = Disabled
A8:A6	R <sub>TT</sub> (PARK)	000 = R <sub>TT(park)</sub> Disable 001 = RZQ4 010 = RZQ2 011 = RZQ6	100 = RZQ/1 101 = RZQ/5 110 = RZQ/3 111 = RZQ/7
A5	ODT Input Buffer during Power Down Mode	0 = Buffer is activated	1 = Buffer is deactivated
A4	C/A Parity Error Status	Not Supported, must be <sup>2</sup> 0	0 = Clear
A3	CRC Error Clear	Not Supported, must be <sup>2</sup> 0	0 = Clear
A2:A0	C/A Parity Latency Mode	Not Supported, must be 000	0 = Disabled

<sup>1</sup> Reserved for Register Control Word setting. The SDRAM device ignores the MR command with BG0.

<sup>2</sup> These features are disabled. Any attempt to change these bits will be ignored.

Table 54 Mode Register 6 (MR6)

Mode Register	Operating Mode	Description	
BG1	RFU	Reserved, must be 0	
BG0, BA1:BA0	MR Select	000 = MR0 001 = MR1 010 = MR2 011 = MR3	100 = MR4 101 = MR5 110 = MR6 111 = RCW
A13	RFU	Reserved, must be 0	-
A12:A10	tCCD_L	SeeTable56 tCCD_L	-
A9	RFU	Reserved, must be 0	-
A8	RFU	Reserved, must be 0	-
A7	VREFDQ Training Enable	0 = Disabled (Normal Operation)	1 = Enabled
A6	VREFDQ Training Range	0 = Range 1	1 = Range 2
A5:A0	VREFDQ Training Value	SeeTable55 VREFDQ Range and Levels	-

<sup>1</sup> Reserved for Register Control Word setting. The DR4 device ignores the MR command with BG0.

Table55 VREFDQ Range and Levels

A5:A0	Range1	Range 2
00 0000	60.00%	45.00%
00 0001	60.65%	45.65%
00 0010	61.30%	46.30%
00 0011	61.95%	46.95%
00 0100	62.60%	47.60%
00 0101	63.25%	48.25%
00 0110	63.90%	48.90%
00 0111	64.55%	49.55%
00 1000	65.20%	50.20%
00 1001	65.85%	50.85%
00 1010	66.50%	51.50%
00 1011	67.15%	52.15%
00 1100	67.80%	52.80%
00 1101	68.45%	53.45%
00 1110	69.10%	54.10%
00 1111	69.75%	54.75%
01 0000	70.40%	55.40%
01 0001	71.05%	56.05%
01 0010	71.70%	56.70%
01 0011	72.35%	57.35%
01 0100	73.00%	58.00%
01 0101	73.65%	58.65%
01 0110	74.30%	59.30%
01 0111	74.95%	59.95%
01 1000	75.60%	60.60%
01 1001	76.25%	61.25%

A5:A0	Range1	Range2
01 1010	76.90%	61.90%
01 1011	77.55%	62.55%
01 1100	78.20%	63.20%
01 1101	78.85%	63.85%
01 1110	79.50%	64.50%
01 1111	80.15%	65.15%
10 0000	80.80%	65.80%
10 0001	81.45%	66.45%
10 0010	82.10%	67.10%
10 0011	82.75%	67.75%
10 0100	83.40%	68.40%
10 0101	84.05%	69.05%
10 0110	84.70%	69.70%
10 0111	85.35%	70.35%
10 1000	86.00%	71.00%
10 1001	86.65%	71.65%
10 1010	87.30%	72.30%
10 1011	87.95%	72.95%
10 1100	88.60%	73.60%
10 1101	89.25%	74.25%
10 1110	89.90%	74.90%
10 1111	90.55%	75.55%
11 0000	91.20%	76.20%
11 0001	91.85%	76.85%
11 0010	92.50%	77.50%
11 0011to 11 1111	Reserved	Reserved

Table56 tCCD\_L

A12	A11	A10	tCCD_L(min) (CK)	tDLLK(min) (CK)	Note
0	0	0	4	597	□ ろわわわ a ↗ ix↑
0	0	1	5		□ ろうをを a ↗ ix↑ (1600/1866 Mbps)
0	1	0	6	768	□ わゐれれ a ↗ ix↑ (2133/2400 Mbps)
0	1	1	7	1028	□ bSIX↑ supported
1	0	0	8		□ b IX↑ { 5ixixIX↑ ↑ to
1	0	1			
1	1	0			Reserved
1	1	1			

## 11.3 MPR Reads

MPR reads are supported using BL8 and BC4 modes. Burst length is not supported for MPR reads. READ commands for BC4 are supported with a starting column address of A[2:0] = 000 or 100. After power up, the content of MPR Page 0 has the default value of 0x00. MPR page 0 can be rewritten via an MPR WRITE command. The device maintains the default values unless it is rewritten by the STDDR4 controller. If the STDDR4 controller does overwrite the default values (Page 0 only), the device will maintain the new values unless initialized or there is power loss.

Timing in MPR mode:

- Reads (back-to-back) from Page 0 may use tCCD\_S or tCCD\_L timing between READ commands
  - Reads (back-to-back) from Pages, 2, or 3 may not use tCCD\_S timing between READ commands; tCCD\_L must be used for timing between READ commands.
- The following steps are required to use the MPR to read out the contents of a mode register (MPR Page x, MPRy).

1. The DLL must be locked if enabled.
2. Precharge all; wait until tRP is satisfied.
3. MRS command to MR3[A2] = 1 (Enable MPR data flow), MR3[A12:A11] = MPR read format, and MR3[A1:A0] MPR page.

MR3[12:11] MPR read format:

- 00 = Serial read format
- 01 = Not Supported
- 10 = Not Supported
- 11 = RFU

MR3[1:0] MPR Page:

- 00 = MPR Page 0
  - 01 = MPR Page 1
  - 10 = MPR Page 2
  - 11 = MPR Page 3

4. tMRD and tMOD must be satisfied.

5. Redirect all subsequent READ commands to specific MPRx location.

6. Issue RD or RDA command.

BA1 and BA0 indicate MPRx location:

- |    |        |
|----|--------|
| 00 | = MPR0 |
| 01 | = MPR1 |
| 10 | = MPR2 |
| 11 | = MPR3 |

A12/BC = 0 or 1; BL8 or BC4 fixedly, BC4 OTF not supported.

If BL = 8 and MRO[A1:A0] = 01, A12/BC must be set to 1 during MPR READ commands.

A2 = bursttype dependent:

BL8: A2 = 0 with burst order fixed at 0, 1, 2, 3, 4, 5, 6, 7

### BL8: A2 = 1 not allowed

BC4: A2 = 0 with burst order fixed at 0, 1, 2, 3, T, T, T, T

BC4: A2 = 1 with burst order fixed at 4, 5, 6, 7, T, T, T, T A[1:0] = 00, data burst is fixed  
nibble start at 00w τ ІЦ¢ П¢ П¢ Ц о о ↑ τ ↑ ↓ ↓ ¢ П ix 5↑ ↑ ↵ ¢ П д ½ 5 o ¢ П ¢ !  
/ Ц↑ τ ♔ ♔

7. After  $RL = C$  the device bursts data from MPRx location; MPR readout format determined by  $MR3[A12,A11,A1,A0]$ .
  8. Steps 5 through 7 may be repeated to read additional MPRx locations.
  9. After the last MPRx READ burst,  $MR_{RR}$  must be satisfied prior to exiting.
  10. Issue MRS command to exit MPR mode;  $MR3[A2] = 0$ .
  11. After the  $t_{MOD}$  sequence is complete, the device is ready for normal operation

## 11.4 MPR Readout Format

Only the serial read data format is supported.

## 11.5 MPR Readout Serial Format

The serial format is required when enabling the MPR function to read out the contents of an MRx, temperature sensor status, and the command address parity error frame.

However, data bus calibration locations (four **16** registers) can be programmed to read out any of the three formats. The device is required to drive associated strobes with the read data similar to normal operation (such as using MRS preamble settings).

Serial format implies that the same pattern is returned on all DQ lanes, as shown the table below, which uses values programmed into the MPR via [7:0] as 0111 1111.

Table57 - MPR Readout Serial Format(x8)

Serial	UI0	UI1	UI2	UI3	UI4	UI5	UI6	UI7
DQ0	0	1	1	1	1	1	1	1
DQ1	0	1	1	1	1	1	1	1
DQ2	0	1	1	1	1	1	1	1
DQ3	0	1	1	1	1	1	1	1
DQ4	0	1	1	1	1	1	1	1
DQ5	0	1	1	1	1	1	1	1
DQ6	0	1	1	1	1	1	1	1
DQ7	0	1	1	1	1	1	1	1

Table58 MPR Readout Serial Format (x16)

Serial	UI0	UI1	UI2	UI3	UI4	UI5	UI6	UI7
DQ0	0	1	1	1	1	1	1	1
DQ1	0	1	1	1	1	1	1	1
DQ2	0	1	1	1	1	1	1	1
DQ3	0	1	1	1	1	1	1	1
DQ4	0	1	1	1	1	1	1	1
DQ5	0	1	1	1	1	1	1	1
DQ6	0	1	1	1	1	1	1	1
DQ7	0	1	1	1	1	1	1	1
DQ8	0	1	1	1	1	1	1	1
DQ9	0	1	1	1	1	1	1	1
DQ10	0	1	1	1	1	1	1	1
DQ11	0	1	1	1	1	1	1	1
DQ12	0	1	1	1	1	1	1	1
DQ13	0	1	1	1	1	1	1	1
DQ14	0	1	1	1	1	1	1	1
DQ15	0	1	1	1	1	1	1	1




Figure9 - MPR Read Timing

## Notes:

- tCCD\_S = 4, Read Preamble = 1tCK
  - Address setting
    - ! ろれ" ヨ タれれタ o Ц↑ Ц г 5↑↑↑ IX↑ о т ↑ Г↓ б Г↓т о ↑
    - ! わ" ヨ タれタ C IX↑ . [4,5,6,7]↑↑ IX↑ о т ↑ Г↓ б Г↓т о
    - (For BC=4, burst order is fixed at 0,1,2,3,T,T,T,T)
    - BA1 and BA0 indicate the MPR location
    - ! ろれ Ц IIo IX↑ DpT↑ Ц о о↑ т ↑↑ ixГ II↑ Ц↑ т о IXII↑ д Ц↑ т Г  
a w るれ" ヨ タれれタ IX↑ タれれタヨ タれれタI 5↑↑ Г т タれれタ




Figure10 - MPR Back-to-Back Read Timing

## Notes:

1. tCCD\_S = 4, Read Preamble = 1tCK
  2. Address setting:




Figure11 - MPR Read-Write Timing

Notes:

1. Address setting
  - A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b)
  - A2 = 0b (For BL=8, Burst order is fixed at 0,1,2,3,4,5,6,7)
  - BA1 and BA0 indicate the MPR location
2. Address setting:
  - BA1 and BA0 indicate the MPR location A[7:0] = data for MPR
  - BA1 and BA0 indicate the MPR location

## 11.6 MPR Writes

MPR access mode allows writes to the MPR location using the address bus A[7:0]. The device will maintain the new written values unless initialized or there is power loss.

The following steps are required to use the MPR to write to mode register MPR Page 0, MPRx.

1. The DLL must be locked if enabled.
2. Precharge all; wait until tRP is satisfied.
3. MRS command to MR3[A2] = 1 (enable MPR data flow) and MR3[A1:A0] = 00 (MPR Page 0); 01, 10, and 11 are not allowed.
4. tMRD and tMOD must be satisfied.
5. Redirect all subsequent WRITE commands to specific MPRx location.
6. Issue WR or WRA command: BA1 and BA0 indicate MPRx location

00 = MPR0

01 = MPR1

10 = MPR2

11 = MPR3

- A[7:0] = data for MPR Page 0, mapped A[7:0] to UI[7:0].  
Remaining address inputs, including A10, add3, BA1, BA0, and UI[7:0].
7. tWR\_MPR must be satisfied to complete MPR WRITE.
  8. Steps 5 through 7 may be repeated to write additional MPRx locations.
  9. After the last MPRx WRITE, tMPRR must be satisfied prior to exiting.
  10. Issue MRS command to exit MPR mode; MR3=0.
  11. When the tMOD sequence is completed, the device is ready for normal operation from the core (such as ACT).




Figure12 - MPR Write and Writeto-Read Timing

#### Notes:

1. Multipurpose register read/write enable (MR3 A1=1)
2. Address setting:
  - BA1 and BA0 indicate the MPR location
  - ! ろれ は 二〇 IX↑ DpT ↑ は お o ↑ τ ↑ ↑ ixG II↑ は 二〇 IX↑ τ は 5 IXII↑ / は 二〇 τ は
3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.




Figure13 - MPR Back-to-Back WriteTiming

#### Notes:

1. Address setting:
  - BA1 and BA0 indicate the MPR location
  - A[7:0] = data for MPR
  - ! ろれ ツ Ⅱo IX↑ DpT ↑ ツ o o ↑ T ↑ ↓ ↓ ix¢ Ⅱ↑ ツ ↑ T ♠5 IXII ♠↑ / ツ ↑ T ♠




Figure14- MPR Refresh Timing

Notes:

1. Multipurpose registers read/writable (MR3 A2 = 1). Redirect all subsequent read and writes to MPR locations.
2. 1x refresh is only allowed when MPR mode is enabled.




Figure15- MPR Read-Refresh Timing

Notes:

1. Address setting
  - IJ A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b here)
  - IJ A2 = 0b (For BL=8, Burst order is fixed at 0,1,2,3,4,5,6,7)
  - IJ BA1 and BA0 indicate the MPR location
  - IJ ! ろれ ツ II o IX↑ D<sub>p</sub> τ ↑ ツ o o ↑ τ ↑ ↑ ix¢ II↑ ツ ↑ τ o IX E When d ツ ↑ τ ¢ I
  - MR0 A[1:0] = 00 or 10, and must be 1b when MR0 A[1:0]
2. 1x Refresh is only allowed when MPR mode is enabled.

12. / h a a ! b 5 5 9 { / w L t ☰ L h b {

Table59 CKE Truth Table

Current State	CKE		Command (N) AS_n,CAS_n, E_n, CS_n	Action	Note
	Previous Cycle <sup>2</sup> (N-1)	Current Cycle <sup>2</sup> (N)			
Power Down	L	L	X	Maintain Power Down	14,15
	L	H	DESELECT	Power Down Exit	11,14
SelfRefresh	L	L	X	Maintain SelfRefresh	15,16
	L	H	DESELECT	SelfRefresh Exit	8, 12, 16
Bank(s) Active	H	L	DESELECT	Active Power Down Entry	11, 13, 14
Reading	H	L	DESELECT	Power Down Entry	11, 13, 14, 17
Writing	H	L	DESELECT	Power Down Entry	11, 13, 14, 17
Precharging	H	L	DESELECT	Power Down Entry	11, 13, 14, 17
Refreshing	H	L	DESELECT	Precharge Power Down Entr	11
All Banks Idle	H	L	DESELECT	Precharge Power Down Entr	11, 13, 14, 18
	H	L	Refresh	SelfRefresh Entry	9, 13, 18
For more details with all signals see Table60 - Command Truth Table					10

#### Notes for CKE Truth Table:

- All states and sequences not shown are illegal or reserved unless explicitly described in this document.
- During any CKE transition (registration of CKE<sub>l</sub>dr CKE<sub>l</sub>H), the CKE level must be maintained until 1nCK prior to tCKEmin being satisfied (at which time CKE may transition again).
- DESELECT and NOP are defined in Table60 - Command Truth Table
- On SelfRefresh Exit DESELECT commands must be issued on every clock edge occurring during the tXSDLL period. Read commands may be issued after tXSDLL is satisfied.
- SelfRefresh mode can only be entered from the All Banks Idle state.
- Must be a legal command as defined in Table60 - Command Truth Table
- Valid commands for Power Down Entry and Exit are DESELECT only.

<sup>1</sup> Current state is defined as the state of the DDR4 device immediately prior to clock edge N

<sup>2</sup> Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N)

<sup>3</sup> CKE (N) is the logic state of CKE at clock edge N; CKE<sub>l</sub> was the state of CKE at the previous clock edge

11. Valid commands for SelfRefresh Exit are DESELECT only
12. SelfRefresh cannot be entered during Read or Write operations.
13. The Power-Down does not perform any refresh operations.
14. ~~Æ И т Ц II↑ ио IX II↑ д Ц↑ т~~ ~~Г II~~ ~~Делейтейнг~~ ~~PowerDown~~ ~~IXII↑ Г II~~ ~~Ц↑~~ also applies to Address pins.
15. VPP and VREFCA must be maintained during Refresh operation. The first Write operation or first Write Leveling Activity may occur after tXS time after exit from Refresh.
16. If all banks are closed at the conclusion of the READ, WRITE or PRECHARGE command, then Precharge PowerDown is entered, otherwise Active PowerDown is entered.
17. ~~д ½ т Ц↑ т~~ ~~оть Г II т о Ц↑ Ц ½ ½ г Ц II А↑ Ц↑ т д ½ IXII↑ т~~ ~~progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, etc.) as well as all Refresh exit and Power-Down Exit parameters are satisfied (tXS, tXP, etc.)~~

**Table60 - Command Truth Table**

Function	Abbr	CKE <sup>†</sup>		CS_n	ACT_n	RAS_n	CAS_n /A15	WE_n /A14	BG0 BG1	BA0 BA1	A12/ BC_n	A13, A11	A10 /AP	A0- A6	Note
		PREV	CUR												
Mode Register Set	MRS	H	H	L	H	L	L	L	BG	BA	OP Code				
Refresh	REF	H	H	L	H	L	L	H	V	V	V	V	V	V	11
Selfrefresh Entry	SRE	H	L	L	H	L	L	H	V	V	V	V	V	V	7, 9
Selfrefresh Exit	SRX	L	H	H	X	X	X	X	X	X	X	X	X	X	7, 8, 9, 10
				L	H	H	H	H	V	V	V	V	V	V	
Single Bank Precharge	PRE	H	H	L	H	L	H	L	BG	BA	V	V	L	V	1
Precharge all Banks	PREA	H	H	L	H	L	H	L	V	V	V	V	H	V	
Bank Activate	ACT	H	H	L	L	V	RowAddress (RA)		BG	BA	Row Address (RA)				
Write (Fixed BL8 or BC4)	WR	H	H	L	H	H	L	L	BG	BA	V	V	L	CA	
Write (BC4, on the Fly)	WRS4	H	H	L	H	H	L	L	BG	BA	L	V	L	CA	
Write (BL8, on the Fly)	WRS8	H	H	L	H	H	L	L	BG	BA	H	V	L	CA	
Write with Auto Precharge (Fixed BL8 or BC4)	WRA	H	H	L	H	H	L	L	BG	BA	V	V	H	CA	
Write with Auto Precharge (BC4, on the Fly)	WRAS4	H	H	L	H	H	L	L	BG	BA	L	V	H	CA	
Write with Auto Precharge (BL8, on the Fly)	WRAS8	H	H	L	H	H	L	L	BG	BA	H	V	H	CA	
Read (Fixed BL8 or BC4)	RD	H	H	L	H	H	L	H	BG	BA	V	V	L	CA	
Read (BC4, on the Fly)	RDS4	H	H	L	H	H	L	H	BG	BA	L	V	L	CA	
Read (BL8, on the Fly)	RDS8	H	H	L	H	H	L	H	BG	BA	H	V	L	CA	
Read with Auto Precharge (Fixed BL8 or BC4)	RDA	H	H	L	H	H	L	H	BG	BA	V	V	H	CA	

Function	Abbr	CKE <sup>1</sup>		CS_n	ACT_n	RAS_n	CAS_n /A15	WE_n /A14	BG0/BG1	BA0/BA1	A12/BC_n	A13/A11	A10/AP	A0-A6	Note
		PREV	CUR												
Read with Auto Precharge (BC4, on the Fly)	RDAS4	H	H	L	H	H	L	H	BG	BA	L	V	H	CA	
Read with Auto Precharge (BL8, on the Fly)	RDAS8	H	H	L	H	H	L	H	BG	BA	H	V	H	CA	
No Operation	NOP	H	H	L	H	H	H	H	V	V	V	V	V	V	
Device Deselected	DES	H	H	H	X	X	X	X	X	X	X	X	X	X	
PowerDown Entry	PDE	H	H	H	X	X	X	X	X	X	X	X	X	X	6
PowerDown Exit	PDX	L	H	H	X	X	X	X	X	X	X	X	X	X	6
ZQ calibration Long	ZQCL	H	H	L	H	H	H	L	V	V	V	V	H	V	

Notes:

1. All STDDR4 commands are defined by states of CS\_n, ACT\_n, RAS\_n, CAS\_n/A15, WE\_n/A14 and CKE at the rising edge of the clock. The MSB of BG, BA, RA and CA are device density and configuration dependent. When ACT\_n = H; pins RAS\_n, CAS\_n/A15, and WE\_n/A14 are used as command pins RAS\_n, CAS\_n, and WE\_n respectively. When ACT\_n = L; pins RAS\_n, CAS\_n/A15, and WE\_n/A14 are used as address pins A15 and A14 respectively.
2. RESET\_n is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.
3. Bank Group addresses (BG) and Bank addresses (BA) determine which bank within a bank group to operate upon. For MRS commands the BG and BA selects the specific Mode Register location.
4. ~~Fixed~~ Burst reads or writes cannot be terminated or interrupted and Fixed ~~on~~ Fly BL will be defined by MRS.
5. Burst reads or writes cannot be terminated or interrupted and Fixed ~~on~~ Fly BL will be defined by MRS.

6. The Power Down Mode does not perform any refresh operation.
7. The state of ODT does not affect the states described in this table.
8. Controller guarantees selfrefresh exit to be synchronous.
9. VREF(VREFCA) must be maintained during selfrefresh operation. The first Write Leveling Activity may occur after tXS time after exit from selfrefresh.
10. Refer to the CKE Truth Table for more detail with CKE transition.
11. The RERESH command is used to execute the store all operation. See REFRESH Command (store all operation) on page 114.

**Table61 - Burst Length, Type and Order**

Burst Length	Read / Write	Starting Column Address (A2, A1, A0)	Burst Type = Sequential (decimal) A3=0	Burst Type = Interleaved (decimal) A3=1	Notes
4	READ	0, V, V	0,1,2,3,T,T,T,T	Not Supported	1,2,3,4
		1, V, V	4,5,6,7,T,T,T,T	Not Supported	1,2,3,4
	WRITE	0, V, V	0,1,2,3,X,X,X,X	Not Supported	1,2,4,5
		1, V, V	4,5,6,7,X,X,X,X	Not Supported	1,2,4,5
8	READ	0, V, V	0,1,2,3,4,5,6,7	Not Supported	2,4
		1, V, V	Not Supported	Not Supported	2,4
	WRITE	V, V, V	0,1,2,3,4,5,6,7	Not Supported	2,4

Notes:

1. In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12/BC\_n, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.
2. 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.
3. T: Output driver for data and strobes are in high impedance.
4. V: A valid logic level (0 or 1), but respective buffer inputs are level on input pins.
5.  $\Delta$   $\sigma$   $\tau$  IX II  $\Delta \uparrow$  /  $\Delta \uparrow \tau$

## 12.1 DLL

The DLL must be enabled for normal operation and is required during power initialization and upon returning to normal operation after having the DLL disabled. During normal operation (DLL enabled with MR[40]) the DLL is automatically disabled when entering the REFRESH operation and is automatically re-enabled upon exit of the REFRESH operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a READ can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to

wait for synchronization to occur may result in a violation of the tDQSCK, tAON, or tAOF parameters.

During tDLLK, CKE must continuously be registered HIGH. The device does not require DLL for any WRITE operation

### 12.1.1 DLL On/Off Switching Procedure

STDDR4DLLoff mode is entered by setting MR1 bit A0 to 0; this will disable the DLL for subsequent operations until A0 bit is set back to 1.

### 12.1.2 Switch DLL to Off

To switch from DLLon to DLLoff requires the frequency to be changed during selfrefresh, as outlined in the following procedure:

1. Starting from the idle state (all banks precharged, all timings fulfilled)
2. Set MR1 bit A0 to 0 to disable the DLL.
3. Wait tMOD.
4. Enter selfrefresh mode; wait until tCKSRE is satisfied.
5. Change frequency, following the guidelines in the Input Clock Frequency Change section.
6. Wait until a stable clock is available for at least tCKSRX at device inputs.
7. Starting with the SELREFRESH EXIT command, CKE must continuously be registered HIGH until all tMOD timings from any MRS command are satisfied.
8. Wait tXS\_FAST, tXS\_ABORT, or tXS, and then set mode registers with appropriate values (an update of CL, CWL, and WR may be necessary; a ZQCL command can also be issued after tXS\_FAST).
9. tXS\_FAST: ZQCL and MRS commands. For MRS commands, and WR/RTP registers in MR0, the CWL register in MR2, and geadown mode in MR3 may be accessed provided the device is not in Per Device Addressability mode. Access to other device mode registers must satisfy tXS timing.
10. tXS\_ABORT: The controller issues a valid command after a delay of tXS\_ABORT. Upon exiting from selfrefresh, the device requires a minimum of one extra REFRESH command before it is put back into selfrefresh mode. This requirement remains the same regardless of the MRS bit setting for selfrefresh abort.
11. tXS: ACT, PRE, PREA, REF, SRE, PDE, WR, WRS4, WRS8, WRA, WRAS4, WRAS8, RD, RDS4, RDS8, RDA, RDAS4, and RDAS8.
12. Wait for tMOD to complete.
13. The device is ready for the next command.




Figure16- DLL Off Sequence

Notes:

1. Starting in the idle state.
2. Disable DLL by setting MR1 bit A0 to 0.
3. Enter SR.
4. Change Frequency.
5. Clock must be stable at tCKSRX
6. Exit SR.
7. Update mode registers allowed with D<sub>bf</sub>f settings met.
8. R<sub>TT</sub>(Park) is the only ODT mode supported
9. R<sub>TT</sub>(NOM) and R<sub>T(WR)</sub> is not supported

### 12.1.3 DLL Off Mode

DLL off mode is entered by setting MR1 bit A0 to 0; this will disable the DLL for subsequent operations until A0 bit is set back to 1. The MR1 A0 bit for DLL control can be switched either during initialization or later. Refer to section 22.1 Input Clock Frequency Change.

The DLL off Mode operations listed below are optional feature. The maximum clock frequency for DLL off Mode is specified by the parameter tCKDLL(OFF).

Due to latency counter and timing restrictions, only one value of CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. ThefD<sub>b</sub>de is only required to support setting of both CL=10 and CWL=9.

DLLoff mode will affect the Read data Clock to Data Strobe relationship (tDQSCK), but not the Data Strobe to Data relationship (tDQSQ, tQH). Special attention is needed to line up Read data to controller time domain.

Comparing with DLLon mode, where tDQSCK starts from the rising clock edge (CL) cycles after the Read command, the DLbff mode tDQSCK starts ( $\text{CL}$ ) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might be larger than tCK) and the difference between tDQSCKmin and tDQSCKmax is significantly larger than in DLLon mode. tDQSCK(DLL\_off) values are vendor specific.

The timing relations on DLbff mode READ operation are shown in the following Timing Diagram (CL=10, BL=8):




Figure17 - Read Operation in DLL Off Mode

#### 12.1.4 Switch DLL to On

To switch from DLbff to DLLon (with required frequency change) during selfrefresh:

1. Starting from the idle state (all banks precharged all timings fulfilled)
2. Enter selfrefresh mode; wait until tCKSRE is satisfied.
3. Change frequency (following the guidelines in the Input Clock Frequency Change section).
4. Wait until a stable clock is available for at least tCKSRX at device inputs.
5. Starting with the SELREFRESH EXIT command, CKE must continuously be registered HIGH until tDLLK timing from the subsequent DLL RESET command is satisfied.

6. Wait tXS or tXS\_ABORT, depending on bit A9 in MR4, then set MR1 bit A0 to 1 to enable the DLL.
  7. Wait tMRD, then set MR1 bit A8 to 1 to start DLL reset.
  8. Wait tMRD, then set mode registers with appropriate values; an update of CL, CWL, and WR may be necessary. After tMOD is satisfied from any proceeding MRS command, a ZQCL command can also be issued ~~after~~ during tDLLK.
  9. Wait for tMOD to complete. Remember to wait tDLLK after DLL RESET before applying any command requiring a locked DLL. In addition, wait for tZQoper in case a ZQCL command was issued.

The device is ready for the next command.

## 12.2 Input Clock Frequency Change

After the device is initialized, it requires the clock to be stable during almost all states of normal operation. This means that after the clock frequency has been set and is in the stable state, the clock period is not allowed to deviate ~~except~~ for what is allowed by the clock jitter and spread spectrum clocking (SSC) specifications. The input clock frequency can be changed from one stable clock rate to another stable clock rate in two modes:

1. Selfrefresh mode and
  2. PrechargePowerdown mode.

Outside of these modes, it is illegal to change the clock frequency.

For condition (1), after the device has been successfully placed in refresh mode and tCKSRE changing the clock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. When entering and exiting selfrefresh mode for the sole purpose of changing the clock frequency, the selfrefresh entry and exit refresh mode and tCKSRE section

For the new clock frequency, additional MRS commands to MR0, MR2, MR3, MR4, and MR6 may need to be issued to program appropriate CL, CWL, ~~claw~~ mode, READ and WRITE preamble, and tCCD L values.

The device input clock frequency can change only within the minimum and maximum operating frequency specified for the particular speed grade. Any frequency change below the minimum operating frequency would require the use of DLL mode to DL-off mode transition sequence (DLL On/Off Switching Procedure page 90).

The input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. During the input clock frequency change, CKE must be held at stable LOW levels. Once the input clock frequency has changed, stable new clocks must be provided to  $t_{device}$ ,  $t_{CKSRX}$  before Precharge Powerdown may be exited; after Precharge Powerdown is exited and  $t_{XP}$  has expired, TDLLK MRS command

followed by DLL reset must be issued. Depending on the new clock frequency, additional MRS commands may need to be issued to appropriately set the WR/RTP, CL, and CWL with CKE continuously registered high. During DLL lock period, CKE must remain HIGH. After the DLL lock time, the device is ready to operate with new clock frequency. This procedure is shown in Figure 18 - Frequency Change During PRECHARGE Power Down below.




Figure 18 - Frequency Change During PRECHARGE Power Down

#### Notes:

1. tCKSRE and tCKSRX are Refresh mode specification but the value they represent are applicable here.
2. If RTT(PARK) is disabled and ODT input buffer is not deactivated.
3. RTT(PARK) is the only ODT mode supported.
4. RTT(NOM) and RTT(WR) are not supported.
5.  $\Delta_{P,T} \geq 5 \Delta_{IXII} \geq \Delta_{IXII} \Delta_{P,T}$

## 12.3 Write Leveling

For better signal integrity, DDR4 memory modules use fly topology for the commands, addresses, control signals, and clocks. Fly topology has benefits from the reduced number of stubs and their length, but it also causes flight skew between clock and strobe at every STDDR4 device on the DIMM. This makes it difficult for the controller to maintain tDQSS, tDSS, and tDSH specifications. Therefore, the device supports leveling feature to allow the controller to compensate for skew. This feature may not be required under some system conditions, provided the host can maintain the tDQSS, tDSS, and tDSH specifications.

The memory controller can use the write leveling feature and feedback from the device to adjust the DQS (DQS\_t, DQS\_c) to CK,(CK\_t) relationship. The memory controller involved in the leveling must have an adjustable delay setting on DQS to align the rising edge of DQS with that of the clock at the device pin. The device asynchronously feeds back CK, sampled with the rising edge of DQS, through the DQ bus. The controller repeatedly delays DQS until a transition from 0 to 1 is detected. The DQS delay established through this exercise would ensure the tDQSS specification. Besides tDQSS, tDSS and tDSH specifications also need to be met. One way to achieve this is to combine the actual tDQSS in the application with an appropriate duty cycle and jitter on the DQS signals. Depending on the actual tDQSS in the application, the actual values for tDQSL and tDQSH may have to be beyond the absolute limits provided in the AC Timing Parameters section in order to satisfy tDSS and tDSH specifications. A conceptual timing of this scheme is shown below.

## 12.4 Settings for Write Leveling and Termination

The device enters into write leveling mode if A7 in MR1 is HIGH. When leveling is finished, the device exits write leveling mode if A7 in MR1 is LOW. Note that in write leveling mode, only DQS terminations are activated and deactivated via the ODT pin, unlike normal operation. See Table62 - MR Settings for Leveling Procedures

Table62 - MR Settings for Leveling Procedures

Function	MR1	Enable	Disable
Write leveling enable	A7	1	0
Output buffer mode (Q off)	A12	0	1

## 12.5 Write Leveling Procedure Description

The Memory controller initiates Leveling mode of STDDR4 device by setting bit A7 of MR1 to 1. When entering write leveling mode, the DQ pins are in an undefined driving mode. During write leveling mode, only DESELECT commands are allowed, as well as an MRS command to change Qoff bit (MR1[A12]) and an MRS command to write leveling (MR1[A7]). Upon exiting write leveling mode, the MRS command performing the exit (MR1[A7]=0) may also change MR1 bits of A8, A2, A1. Since the controller levels one rank at a time, the output of other ranks must be disabled by setting MR1 bit A12 to 1.

The Controller may drive DQS\_t low and DQS\_c high after a delay of tWLDQSEN, at which time the DRAM has applied ~~the~~ termination on these signals. After tDQSL and tWLMRD, the controller provides a single DQS\_t, DQS\_c edge which allows the device to sample CK\_t-CK\_c driven from controller. tWLMRD(max) timing is controller dependent.

DRAM samples CK\_c-CK\_t status with rising edge of DQS\_t/DQS\_c and provides feedback on all the DQ bits asynchronously after tWLO timing. There is DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS\_t/DQS\_c) needed for these controller samples incoming DQs and decides to increment or decrement DQS\_t/DQS\_c delay setting and launches the next DQS\_t/DQS\_c pulse after some time, which is controller dependent. Once a 0 to 1 transition is detected, the controller locks the DQS\_t/DQS\_c delay setting and write leveling is achieved for the device. Figure 19 - Timing details of the Write Leveling Sequence illustrates the timing diagram and parameters for the overall Write Leveling procedure




Figure 19 - Timing details of the Write Leveling Sequence

#### Notes:

1. DDR4 SDRAM drives leveling feedback on all DQs
2. MRS : Load MR1 to enter write leveling mode
3. DES Deslect
4. diff\_DQS is the differential data strobe (DQS\_t/DQS\_c). Timing reference points are the zero crossrings. DQS is shown with solid line, DQS\_c is shown with dotted line
5. CK\_t/CK\_c : CK is shown with solid dark line, where as CK\_c is drawn with dotted

6. DQS\_t, DQS\_c needs to fulfill minimum pulse width requirements tDQSH(min) and tDQSL(min) as defined for regular Writes; the max pulse width is system dependent.

## 12.6 Write Leveling Mode Exit

Write-leveling mode should be exited as follows:

1. After the last rising strobe edge (see ~T0), stop driving the strobe signals (see ~Tc0). Note that from this point on, DQ pins are in undefined driving mode and will remain undefined, until tMOD after the respective MR command (Te1).
2. Drive ODT pin LOW (tIS must be satisfied) and continue registering LOW (see Tb0).
3. After R<sub>TT</sub> is switched off, disable write leveling mode via the MRS command (see Tc2).
4. After tMOD is satisfied (Te1), any valid command can be registered. (MR commands can be issued after tMRD [Td1]).




Figure 20 - Write Leveling Exit

### Notes:

1. The DQ result = 1 between Ta0 and Tc0 is a result of the DQS signals capturing CK\_t HIGH just after the T0 state.
2. See previous figure for specific tWLO timing.

## 12.7 PerDeviceAddressability(PDA)

DDR4 allows programmability of a single, specific device on a rank. As an example, this feature can be used to program different values on each device on a given rank. Because Device Addressability (PDA) mode may be used to program optimal WRITE for each device, the data setup for first DQ0 transfer or the hold time for the last DQ0 transfer cannot be guaranteed. The device may sample DQ0 on either the first falling or second rising DQS transfer edge. This supports a common implementation between BC4 and BL8 modes on the device. The STDDR4 controller is required to drive DQ0 to a stable LOW or HIGH state during the length of the data transfer for BC4 and BL8 cases.

1. Before entering PDA mode, write leveling is required.
  - BL8 or BC4 may be used.
2. Before entering PDA mode, the following MR settings are possible:
  - RTT(PARK)MR5 A[8:6] = Enable
3. Enable PDA mode using MR3[A4] = 1. (The default programmed value of MR3[A4] = 0.)
4. In PDA mode, all MRS commands are qualified with DQ0. The device samples DQ0 by using DQS signals. If the value on DQ0 is LOW, the device executes the MRS command. If the value on DQ0 is HIGH, the device ignores the MRS command. The controller can choose to drive all the DQ bits.
5. Program the desired STDDR4 device and mode registers using the MRS command and DQ0.
6. In PDA mode, only MRS commands are allowed.
7. The MODE REGISTER SET command cycle time in PDA mode, CWL<sub>1.5tCK/2</sub>tMRD\_PDA, is required to complete the WRITE operation to the mode register and is the minimum time required between two MRS commands.
8. Remove the device from PDA mode by setting MR3[A4] = 0. (This command requires DQ0 = 0.)

Note: Removing the device from PDA mode will require programming the entire MR3 when the MRS command is issued. This may affect some PDA values programmed within a rank as the EXIT command is sent to the rank. To avoid such a case, the PDA enable/disable control bit is located in a mode register that does not have any PDA mode controls.

In PDA mode, the device captures DQ0 and DQS signals the same as in a normal WRITE operation.




Figure21 - PDA Operation Enabled, BL8

Notes:

1. R<sub>TT(PARK)</sub> Enable; WRITE preamble set =2tCK; and DLL = on.




Figure22 - MRS PDA Exit

Notes:

1. R<sub>TT(PARK)</sub> Enable; WRITE preamble set =2tCK; and DLL = on.

## 12.8 VREFDQ Calibration

The VREFDQ level, which is used by the device DQ input receivers, is internally generated. The VREFDQ does not have a default value upon power up and must be set to the desired value, usually via

VREFDQ calibration mode. If PDA or PPR modes are used prior to VREFDQ calibration, VREFDQ should initially be set at the midpoint between the VDD<sub>max</sub> and VDD<sub>min</sub> as determined by the driver and ODT termination selected with wide voltage swing on the input levels and setup and hold times of approximately 0.75UI. The memory controller is responsible for VREFDQ calibration to determine the best internal VREFDQ level.

The VREFDQ calibration is enabled/disabled via MR6[A7], MR6[A6] selects Range 1 (60% to 92.5% of VDDQ) or Range 2 (45% to 77.5% of VDDQ), and an MRS protocol using MR6[A5:A0] to adjust the VREFDQ level up and down. MR6[A6:A0] bits can be disabled in the MRS command if MR6[A7] is disabled. The DDR4 controller will likely use a series of writes and reads in conjunction with VREFDQ adjustments to obtain the best VREFDQ, which in turn optimizes the data eye.

The internal VREFDQ specification parameters are voltage range, step size, VREF step time, VREF full step time, and VREF valid level. The voltage operating range specifies the minimum required VREF setting range for DDR4 devices. The minimum range is defined by VREFDQ,min and VREFDQ,max. As noted, a calibration sequence, determined by the DDR4 controller, should be performed to adjust VREFDQ and optimize the timing and voltage margin of the device data input receivers. The internal VREFDQ voltage value may not be exactly within the voltage range setting coupled with the VREF set tolerance; the device must be calibrated to the correct internal VREFDQ voltage.




Figure23 - VREFDQ Voltage Range

## 12.9 VREF Step Size

The VREF step size is defined as the step size between adjacent steps. VREF step size ranges from 0.5% VDDQ to 0.8% VDDQ. However, for a given design, the device has one value for VREF step size that falls within the range.

The VREF set tolerance is the variation in the VREF voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for VREF set tolerance uncertainty. The range of VREF set tolerance uncertainty is a function of number of steps  $n$ . The VREF set tolerance is measured with respect to the ideal line, which is based on the MIN

and MAX VREF value endpoints for a specified range. The internal V<sub>REF</sub> voltage value may not be exactly within the voltage range setting coupled with the VREF set tolerance; the device must be calibrated to the correct internal V<sub>REF</sub> voltage.




Figure24 - Example of VREF Set Tolerance and Step Size

#### Notes:

1. Maximum case shown

## 12.10 VREFDQncrement and Decrement Timing

The VREF increment/decrement step times are defined by VREF,time. VREF,time is defined from t<sub>0</sub> to t<sub>1</sub>, where t<sub>1</sub> is referenced to the VREF voltage at the final DC level within the VREF valid tolerance (VREF\_val\_tol). The VREF valid level is defined by VREF,val tolerance to qualify the step time t<sub>1</sub>. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any VREF increment/decrement adjustment.




Figure25 -  $V_{REFDQ}$ Timing Diagram for  $V_{REF,tim}$ Parameter

Notes:

1.  $t_0$  is referenced to the MRS command clock.
2.  $t_1$  is referenced to  $V_{REF,tol}$ .

$V_{REFDQ}$  calibration mode is entered via an MRS command, setting MR6[A7] to 1 (0 disables  $V_{REFDQ}$  calibration mode) and setting MR6[A6] to either 0 or 1 to select the desired range a w を。！ゑ♂！れ” Ц↑τ  $V_{REFDQ}$  Calibration mode has been entered  $V_{REFDQ}$  calibration mode legal commands may be issued once  $V_{REFDQ}$  has been satisfied. Legal commands for  $V_{REFDQ}$  calibration mode are ACT, WR, WRA, RD, RDA, PRE, DES, and MRS to set  $V_{REFDQ}$  values, and MRS to exit  $V_{REFDQ}$  calibration mode. Also, after  $V_{REFDQ}$  calibration mode  $D_p$  Ц↑ τ τ τ II τ II↑τ ↑τ o ⇝ o 5 I I ⇝ ° w L ⇝ 9 Д IXREFDQ value ⇝ Ц↑τ the first time  $V_{REFDQ}$  calibration is performed after initialization. Setting  $V_{REFDQ}$  values requires MR6[A7] be set to 1 and MR6[A6] be unchanged from the initial range selection; MR6[A5:A0] may be set to the desired  $V_{REFDQ}$  values. If MR6[A7] is set to 0, MR6[A6:A0] are not written.  $V_{REF,timshort}$  or  $V_{REF,timlong}$  must be satisfied after each MR6 command to set  $V_{REFDQ}$  value before the internal  $V_{REFDQ}$  value is valid.

If PDA mode is used in conjunction with  $V_{REFDQ}$  calibration, the PDA mode requirement that only MRS commands are allowed while PDA mode is enabled is not waived. That is, the only  $V_{REFDQ}$  calibration mode legal commands noted above that may be used are the MRS commands: MRS to set  $V_{REFDQ}$  values and MRS to exit  $V_{REFDQ}$  calibration mode.

The last MR6[A6:A0] setting written to MR6 prior to exiting VREFDQ calibration mode is the range and value used for the internal VREFDQ setting. Existing VREFDQ calibration mode is allowed when the device is in idle state. After the MRS command to exit VREFDQ calibration mode has been issued, DES must be issued until VREFDQ has been satisfied where any legal command may then be issued. VREFDQ setting should be updated if the die temperature changes too much from the calibration temperature.

### 12.10.1 Range 1 Calibration

The following is a typical script when applying the above rules for VREFDQ calibration routine when performing VREFDQ calibration in Range 1:

1. MR6[A7:A6]10 [A5:A0]XXXXXXXX.
  - Subsequent legal commands while in VREFDQ calibration mode: ACT, WR, WRA, RD, RDA, PRE, DES, and MRS (to set VREFDQ values and exit VREFDQ calibration mode).
  - All subsequent VREFDQ calibration MR setting commands are MR6[A7:A6]10[A5:A0]VVVVVV.
  - $\text{M}^1 \ 1 \ 1 \ 1 \ 1 \ 1 \ \text{M} \ \text{Ц} \uparrow \tau \ o \ t \ \text{RENDQ} \ t \ o \ \uparrow \tau \ \uparrow \ \uparrow \ \text{G} \ \text{II} \ \downarrow \ \downarrow \ \text{IX} \uparrow \ ^1$
2. Issue ACT/WR/RD looking for pass/fail to determine VENT(midpoint) as needed.

To exit VREFDQ calibration, the last two VREFDQ calibration MR commands are:

1. MR6[A7:A6]10 [A5:A0]VVVVVV\* [where VVVVVV\* = desired value for VREFDQ]
2. MR6[A7]0 [A6:A0]XXXXXXXX [to exit VREFDQ calibration mode.]

### 12.10.2 Range 2 Calibration

The following is a typical script when applying the above rules for VREFDQ calibration routine when performing VREFDQ calibration in Range 2:

1. MR6[A7:A6]11 [A5:A0]XXXXXXXX.
2. Subsequent legal commands while in VREFDQ calibration mode: ACT, WR, WRA, RD, RDA, PRE, DES, and MRS (to set VREFDQ values and exit VREFDQ calibration mode).
3. All subsequent VREFDQ calibration MR setting commands are MR6[A7:A6]11[A5:A0]VVVVVV.
4.  $\text{M}^1 \ 1 \ 1 \ 1 \ 1 \ 1 \ \text{M} \ \text{Ц} \uparrow \tau \ o \ t \ \text{RENDQ} \ t \ o \ \uparrow \tau \ \uparrow \ \uparrow \ \text{G} \ \text{II} \ \downarrow \ \downarrow \ \text{IX} \uparrow \ ^1$
5. Issue ACT/WR/RD looking for pass/fail to determine VENT(midpoint) as needed.

To exit VREFDQ calibration, the last two VREFDQ calibration MR commands are:

1. MR6[A7:A6]11 [A5:A0]VVVVVV\* where VVVVVV\* = desired value for  $V_{REFDQ}$
2. MR6[A7]0 [A6:A0]XXXXXXXX t<sub>d</sub> to enter  $V_{REFDQ}$  calibration mode.

Note:

1. Range may only be set or changed when entering  $V_{REFDQ}$  calibration mode; changing range while in or exiting  $V_{REFDQ}$  calibration mode is illegal.




Figure26 - Training Mode Entry and Exit Timing Diagram

Notes:

1. New  $V_{REFDQ}$  values are not allowed with an MRS command during calibration mode entry.
2. Depending on the step size of the latest programmed  $V_{REFDQ}$  value,  $V_{REF}$  must be satisfied before disabling  $V_{REFDQ}$  training mode.




Figure27 - VREF Single Step Size Increment Case




Figure28 - VREF Single Step Decrement Case




Figure29- VREF Full Step:  $V_{REF,min}$  to  $V_{REF,max}$




Figure30 - VREF Single Step Decrement Case

## 12.11 VREFDQ Target Settings

The VREFDQ initial settings are largely dependent on the ODT termination settings. The table below shows all the possible initial settings available for VREFDQ training; it is unlikely the lower ODT settings would be used in most cases

Table63 -  $V_{REFDQ}$ Target Settings ( $V_{DDQ} = 1.2V$ )

RON	ODT	V <sub>X</sub> VIN LOW (mV)	V <sub>REFDQ</sub> (mV)	V <sub>REFDQ</sub> (%VDDQ)
34 Ohms	34 ohms	600	900	75%
	40 ohms	550	875	73%
	48 ohms	500	850	71%
	60 ohms	435	815	68%
	80 ohms	360	780	65%
	120ohms	265	732	61%
	240ohms	150	675	56%
48 Ohms	34 ohms	700	950	79%
	40 ohms	655	925	77%
	48 ohms	600	900	75%
	60 ohms	535	865	72%
	80 ohms	450	825	69%
	120 ohms	345	770	64%
	240 ohms	200	700	58%




Figure31 - VREFDQ Equivalent Circuit

## 12.12 Connectivity Test Mode

ConnectivityTest (CT)Mode is similar to boundary scan testing but is designed to significantly speed up the testing of electrical continuity of pin interconnections between the device and the memory controller on the PC boards. The device is designed to work seamlessly with any boundary scan mechanism.

Contrary to other conventional shiftregisterbased test modes, where test patterns are shifted in and out of the memory devices serially during each clock, the CT mode allows test patterns to be entered on the test input pins parallel and the test results to be extracted from the test output pins of the device in parallel. These two functions are also performed at the same time, significantly increasing the speed of the connectivity check. When placed in CT mode, the device appears as an asynchronous device to the external controlling agent. After the input test pattern is applied, the connectivity test results are available for extraction in parallel at the test output pins after a fixed propagation delay time. Note: A rest of the device is required after exiting CT mode (Figure4 - VREFCA Voltage Range).

Only digital pins can be tested using the CT mode. For the purposes of a test, all the pins used for digital logic in the device are classified as one of the following types:

- Test enable (TEN) When asserted HIGH, this pin causes the device to enter CT mode. In CT mode, the normal memory function inside the device is bypassed and the I/O pins appear as a set of test input and output pins to the external controlling agent. Additionally, the device will set the internal  $V_{REFDQ}$  to  $V_{DDQ} \times 0.5$  during CT mode (this is the only time the device takes direct control over setting the internal  $V_{REFDQ}$ ). The TEN pin is dedicated to the connectivity check function and will not be used during normal device operation.
- Chip select (CS\_n) When asserted LOW, this pin enables the test output pins in the device. When asserted, these output pins will be High. The CS\_n pin in the device serves as the CS\_n pin in CT mode.
- Test input A group of pins used during normal device operation designated as test input pins. These pins are used to enter the test pattern in CT mode.
- Test output A group of pins used during normal device operation designated as test output pins. These pins are used for extraction of the connectivity test results in CT mode.
- RESET\_n This pin must be fixed high level during CT mode in normal function.

**Table64 - Connectivity Mode Pin Description and Switching Levels**

CT Mode Pins		Pin Name During Normal Memory Operation	Switching Level	Notes
	Test Enable	TEN	CMOS (20%/80% VD)	1, 2
	Chip Select	CS_n	$V_{REFC} \pm 200mV$	3
Test Input	A	BA[1:0], BG[1:0], A[9:0], A10/AP, A11, A12/BC_n, A13, WE_n/A14, CAS_n/A1, RAS_n, CKE, ACT_n, ODT, CLK_t, CL, PAR	$V_{REFC} \pm 200mV$	3, 7
	B	LDM_n/LDBI_n, UDM_n/LDBI_n; DM_n/DBI_n	$V_{REFDQ} \pm 200mV$	4
	C	ALERT_n	CMOS(20%/80% VD)	2, 5
	D	RESET_n	CMOS (20%/80% VD)	2
Test Output		DQ[15:0], UDQS_t, UDQS_c, LDQS_t, LDQS_c; DQS_t, DQS_c	$V_{TT} \pm 100mV$	6

Notes:

1. TEN: Connectivity test mode is active when TEN is HIGH and inactive when TEN is LOW. TEN must be LOW during normal operation.
2. CMOS is a rail-rail signal with DC HIGH at 80% and DC LOW at 20% (060mV for DC HIGH and 240mV for DC LOW.)
3.  $V_{REFCA}$  should be  $V_D/2$ .
4.  $V_{REFDA}$  should be  $V_D/2$ .
5. ALERT\_n switching level is not a final setting.
6.  $V_{TT}$  should be set to  $V_D/2$ .
7. CK\_t and CK\_c must be complementary during Connectivity Test maintaining differential input.

### 12.12.1 Minimum Terms Definition for Logic Equations

The test input and output pins are related by the following equations, where INV denotes a logical inversion operation and XOR a logical exclusive OR operation:

$$\begin{aligned}
MT0 &= \text{XOR} (A1, A6, \text{PAR}) \\
MT1 &= \text{XOR} (A8, \text{ALERT}_n, A9) \\
MT2 &= \text{XOR} (A2, A5, A13) \\
MT3 &= \text{XOR} (A0, A7, A11) \\
MT4 &= \text{XOR} (\text{CK}_c, \text{ODT}, \text{CAS}_n/\text{A15}) \\
MT5 &= \text{XOR} (\text{CKE}, \text{RAS}_n, \text{A10/AP}) \\
MT6 &= \text{XOR} (\text{ACT}_n, \text{AA}, \text{AB}) \\
MT7 &= x16: \text{XOR} (\text{DMU}_n/\text{DBIU}_n, \text{DML}_n/\text{DBIL}_n, \text{CK}_t) \\
&\quad = x8: \text{XOR} (\text{BG1}, \text{DML}_n/\text{DBIL}_n, \text{CK}_t) \\
MT8 &= \text{XOR} (\text{WE}_n/\text{A14}, \text{A12/BC}, \text{BA0}) \\
MT9 &= \text{XOR} (\text{BG0}, \text{BESET}, \& \text{TEN})
\end{aligned}$$

In Connectivity Test Mode, the inputs CK\_t and CK\_c need to remain complementary to each other ( $\text{CK}_c = \sim \text{CK}_t$ ); this restriction is not part of the JEDEC DDR4 spec

### 12.12.2 Logic Equations for x8 Operation

$$\begin{aligned}
DQ0 &= MT0 \quad DQ5 = MT5 \\
DQ1 &= MT1 \quad DQ6 = MT6 \\
DQ2 &= MT2 \quad DQ7 = MT7 \\
DQ3 &= MT3 \quad DQS_t = MT8 \\
DQ4 &= MT4 \quad DQS_c = MT9
\end{aligned}$$

### 12.12.3 Logic Equations for x16 Operation

$$\begin{aligned}
DQ0 &= MT0 \quad DQ10 = \sim DQ2 \\
DQ1 &= MT1 \quad DQ11 = \sim DQ3 \\
DQ2 &= MT2 \quad DQ12 = \sim DQ4 \\
DQ3 &= MT3 \quad DQ13 = \sim DQ5 \\
DQ4 &= MT4 \quad DQ14 = \sim DQ6
\end{aligned}$$

DQ5 = MT5 DQ15 = !DQ7  
DQ6 = MT6 LDQS\_t = MT8  
DQ7 = MT7 UDQS\_t = MT9  
DQ8 = !DQ0 LDQS\_c = !LDQS\_t  
DQ9 = !DQ1 UDQS\_c = !UDQS\_t

## 12.13 CT Input Timing Requirements

Prior to the assertion of the TEN pin, all voltage supplies must be valid and stable. Upon the assertion of the TEN pin HIGH with RESET\_n, CKE and CS\_n held HIGH; CLK\_t, CLK\_c, and CKE signals become test inputs within tCTECT\_IdVaThe remaining CT inputs become valid tCT\_Enable after TEN goes HIGH when CS\_n allows input to begin sampling, provided inputs were valid for at least tCT\_Valid. While in CT mode, refresh activities in the memory arrays are not allowed; they are initiated either externally (autorefresh) or internally (Selfrefresh).

The TEN pin may be asserted after the device has completed poweron. After the device is initialized and VREFD is calibrated, CT mode may no longer be used. The TEN pin may be de asserted at any time in CT mode. Upon exiting CT mode, the states of the memory device are unknown. A full reset of the memory device is required.

After CT mode has been entered, the output signals will be stable within tCT\_Valid after the test inputs have been applied as long as TEN is maintained HIGH and CS\_n is maintained LOW.




Figure32 - Connectivity Test Mode Entry

## 12.14 ACTIVATE Command

The ACTIVATE command is used to open (activate) a row in a particular bank for subsequent access. The values on the BG[1:0] inputs select the bank group, the BA[1:0] inputs select the bank within the bank group, and the address provided on inputs A[15:0]<sup>1</sup> selects the row within the bank. This row remains active (open) for accesses until a PRECHARGE command is issued to that bank.

A PRECHARGE command must be issued before opening a different row in the same bank. Bank-to-bank command timing for ACTIVATE commands use tRRD\_S (short) tRRD\_L (long).

Another timing restriction for consecutive ACTIVATE commands [issued at tRRD (MIN)] is tFAW (fourth activate window). Because there is a maximum of four banks in a bank group, the tFAW parameter applies across different bank groups (four ACTIVATE commands issued at tRRD\_L (MIN) to the same bank group would be limited by tRC).

### Notes:

1. tRRD\_S; ACTIVATE-to-ACTIVATE command period (short); applies to consecutive ACTIVATE commands to different bank groups (T0 and T4).
2. tRRD\_L; ACTIVATE-to-ACTIVATE command period (long); applies to consecutive ACTIVATE commands in the same bank groups (T4 and T10).

---

<sup>1</sup> tRRD\_S = RRD\_L. See Table 33 for Command and Address Timing for tRRD timing.




Figure33 - tFAW Timing

Notes:

1. tFAW; four activate windows.

## 12.15 PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation for a specified time (tRP) after the PRECHARGE command is issued. An exception to this is concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters.

After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

The auto precharge feature is engaged when a READ or WRITE command is issued with A10 HIGH. The auto precharge feature delays the PRECHARGE operation until the READ or WRITE has completed.

## 12.16 REFRESH Command (stall operation)

REFRESH is required for proper DRAM operation. The store operation is used to finalize the stored write data in page buffers in all banks. For a x8 device there are 16 banks and 16 page buffers and for a x16 device there are 8 banks and 8 page buffers. When the REFRESH command is issued and MR3[8]=1, the Refresh command executes a stall operation of all banks by moving the contents of each page buffer in each bank into the persistent memory array to guarantee persistence. If the REFRESH command is issued and MR3[8]=0 refresh does not perform a store of all banks operation and is ignored. tRFCmin must meet tST timing. The store operation causes bank staggering (See Table 65 - Bank Staggering Time) to amortize power usage over time.















































































































