

August 1986 Revised March 2000

DM74LS165 8-Bit Parallel In/Serial Output Shift Registers

General Description

This device is an 8-bit serial shift register which shifts data in the direction of $\mathbf{Q}_{\mathbf{A}}$ toward $\mathbf{Q}_{\mathbf{H}}$ when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit.

Clocking is accomplished through a 2-input NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs HIGH inhibits clocking, and holding either clock input LOW with the load input HIGH enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is HIGH. Parallel loading is inhibited as long as the load input is HIGH. Data at the parallel inputs are loaded directly into the register on a HIGH-to-LOW transition of the shift/load input, regardless of the logic levels on the clock, clock inhibit, or serial inputs.

Features


- Complementary outputs
- Direct overriding (data) inputs
- Gated clock inputs
- Parallel-to-serial data conversion
- Typical frequency 35 MHz
- Typical power dissipation 105 mW

Ordering Code:

Order Number	Package Number	Package Description				
DM74LS165M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow				
DM74LS165WM	M16B	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
DM74LS165N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Connection Diagram



Function Table


		Inputs			Inte				
Shift/	Clock	Clock	Serial	Parallel	Outputs		Outputs		Output
Load	Inhibit			АН	Q_A	Q_B	Q_H		
L	Х	Х	Х	ah	а	b	h		
Н	L	L	Χ	Х	Q_{A0}	\mathbf{Q}_{B0}	Q_{H0}		
Н	L	1	Н	Х	Н	Q_{An}	Q_{Gn}		
Н	L	1	L	Х	L	\mathbf{Q}_{An}	Q_{Gn}		
Н	Н	Χ	Χ	Х	Q_{A0}	\mathbf{Q}_{B0}	Q_{H0}		

- H = HIGH Level (steady state)
- L = LOW Level (steady state)
- X = Don't Care (any input, including transitions)

 ↑ = Transition from LOW-to-HIGH level
- a...h = The level of steady-state input at inputs A through H, respectively. $\mathbf{Q}_{A0},\,\mathbf{Q}_{B0},\,\mathbf{Q}_{H0}$ = The level of $\mathbf{Q}_{A},\,\mathbf{Q}_{B},\,\text{or}\,\mathbf{Q}_{H},\,\text{respectively, before the}$
- indicated steady-state input conditions were established. Q_{An} , Q_{Gn} = The level of Q_A or Q_G , respectively, before the most recent ↑ transition of the clock.

PARALLEL INPUTS PARALL

Timing Diagram



Typical Shift, Load, and Inhibit Sequences

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Param	Min	Nom	Max	Units		
V _{CC}	Supply Voltage		4.75	5	5.25	V	
V _{IH}	HIGH Level Input Volta	age	2			V	
V _{IL}	LOW Level Input Volta	ge			0.8	V	
I _{OH}	HIGH Level Output Cu	irrent			-0.4	mA	
I _{OL}	LOW Level Output Cu	rrent			8	mA	
f _{CLK}	Clock Frequency (Note 2)		0		25	MHz	
f _{CLK}	Clock Frequency (Note 3)		0		20	MHz	
t _W	Pulse Width	Clock	25				
	(Note 3)	Load	15			ns	
t _{SU}	Setup Time	Parallel	10				
	(Note 4)	Serial	20				
		Enable	30			ns	
		Shift	45			1	
t _H	Hold Time (Note 4)		0			ns	
T _A	Free Air Operating Temperature		0		70	°C	

Note 2: $C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$

Note 3: $C_L = 50$ pF, $R_L = 2$ $k\Omega$, $T_A = 25$ °C and $V_{CC} = 5V$

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 5)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V	
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max		2.7	3.4		V	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.7	3.4		v	
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max				0.4		
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$			0.35	0.5	V	
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4		
I	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	Shift/Load			0.3	mA	
	Input Voltage		Others			0.1	111/4	
I _{IH}	HIGH Level	V _{CC} = Max	Shift/Load			60	μА	
	Input Current	$V_I = 2.7V$	Others			20	μΛ	
I _{IL}	LOW Level	V _{CC} = Max	Shift/Load			-1.2	mA	
	Input Current	$V_I = 0.4V$	Others			-0.4	IIIA	
Ios	Short Circuit Output Current	V _{CC} = Max (Note 6)		-20		-100	mA	
I _{CC}	Supply Current	V _{CC} = Max (Note 7)			21	36	mA	


Note 5: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}$ C.

Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 7: With all outputs OPEN, clock inhibit and shift/load at 4.5V, and a clock pulse applied to the CLOCK input, I_{CC} is measured first with the parallel inputs at 4.5V, then again grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol	Parameter	From (Input)	C _L = 15 pF		$R_L = 2 k\Omega$, $C_L = 50 pF$		Units
Зуньы		To (Output)	Min	Max	Min	Max	Units
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time	Load to Any Q		35		37	no
	LOW-to-HIGH Level Output	Load to Arry Q	35		31	ns	
t _{PHL}	Propagation Delay Time	Load to Any Q		35		42	ns
	HIGH-to-LOW Level Output	Load to Any Q				42	115
t _{PLH}	Propagation Delay Time	Clock to Any Q		40		42	ns
	LOW-to-HIGH Level Output	Clock to Ally Q		40		72	110
t _{PHL}	Propagation Delay Time	Clock to Any Q		40		47	ns
	HIGH-to-LOW Level Output						115
t _{PLH}	Propagation Delay Time	H to Q _H		25		27	ns
	LOW-to-HIGH Level Output			20			
t _{PHL}	Propagation Delay Time	H to Q _H	30	30	30	37	ns
	HIGH-to-LOW Level Output	THO SEH			31		113
t _{PLH}	Propagation Delay Time	1140 0		30		32	ns
	LOW-to-HIGH Level Output	H to $\overline{\mathbb{Q}}_{H}$	30	30	30		115
t _{PHL}	Propagation Delay Time	1145 0				00	
	HIGH-to-LOW Level Output	H to \overline{Q}_{H}	25			32	ns



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)**16 15 14 13 12 11 10 9** 16 T5 F INDEX AREA 0.250 ± 0.010 $\overline{(6.350 \pm 0.254)}$ PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 1 2 OPTION 01 OPTION 02 $\frac{0.065}{(1.651)}$ $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP 4° TYP 0.300 - 0.320 OPTIONAL (7.620 - 8.128) 0.145 - 0.200 $\overline{(3.683 - 5.080)}$ 95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 90° ± 4° TYP 0.020 $\frac{0.280}{(7.112)}$ MIN (0.508)0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 (0.762 ± 0.381) 0.014 = 0.023 (0.356 = 0.584) 0.100 ± 0.010 (0.325 +0.040 -0.015 (2.540 ± 0.254) 0.050 ± 0.010 N16E (REV F) TYP (1.270 ± 0.254)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com