

Support & ക് training

[DRV8770](https://www.ti.com/product/DRV8770) [SLVSFL8](https://www.ti.com/lit/pdf/SLVSFL8) – JULY 2021

DRV8770: 100-V Brushed DC Gate Driver

1 Features

- 100-V H-bridge gate driver
	- Drives N-channel MOSFETs (NMOS)
	- Gate driver supply (GVDD): 5-20 V
	- MOSFET supply (SHx) support up to 100 V
- Integrated bootstrap diodes
- Supports inverting and non-inverting INLx inputs (QFN package)
- Bootstrap gate drive architecture
	- 750-mA source current
	- 1.5-A Sink current
- Supports up to 15s battery powered applications
- Low leakage current on SHx pins $($ <55 μ A $)$
- Absolute maximum BSTx voltage upto 115-V
- Supports negative transients down to -22 V on SHx pins
- Adjustable deadtime through DT pin in QFN package
- Fixed Deadtime insertion of 200 ns in TSSOP package
- Supports 3.3-V, and 5-V logic inputs with 20-V abs max
- 4-ns typical propogation delay matching
- Compact QFN and TSSOP packages and footprints
- **Efficient system design with [Power Blocks](http://www.ti.com/power-management/mosfet/module/products.html#p267=35;60)**
- Integrated protection features
	- BST undervoltage lockout (BSTUV)
	- GVDD undervoltage (GVDDUV)

2 Applications

- [E-Bikes](https://www.ti.com/solution/electric-bike), [E-Scooters](https://www.ti.com/solution/electric-scooter), and [E-Mobility](https://www.ti.com/solution/ebike-hmi)
- [Cordless Garden](https://www.ti.com/solution/cordless-handheld-garden-tool) and [Power Tools](https://www.ti.com/solution/cordless-power-tool), [Lawnmowers](https://www.ti.com/solution/lawn-mower)
- [Cordless Vacuum Cleaners](https://www.ti.com/solution/cordless-vacuum-cleaner)
- [Drones](https://www.ti.com/solution/drone-propeller-esc), [Robotics,](https://www.ti.com/applications/industrial/robotics.html) and [RC Toys](https://www.ti.com/solution/electronic-and-robotic-toys)
- [Industrial and Logistics Robots](https://www.ti.com/applications/industrial/robotics.html)
- **[Power Tools](https://www.ti.com/solution/cordless-power-tool)**

3 Description

The DRV8770 device provides two half-bridge gate drivers, each capable of driving high-side and lowside N-channel power MOSFETs. The integrated bootstrap diode and external capacitor generate the correct gate drive voltages for the high-side MOSFETs while the GVDD drives the gates of the low-side MOSFETs. The gate drive architecture supports gate drive currents up to 750-mA source and 1.5-A sink.

The high voltage tolerance of the gate drive pins improves system robustness. The SHx phase pins can tolerate significant negative voltage transients, while the high-side gate driver supply can support higher positive voltage transients (115-V absolute maximum) on the BSTx and GHx pins. Small propagation delay and delay matching specifications minimize the dead-time requirement which further improves efficiency. Undervoltage protection is provided for both low and high side through GVDD and BST undervoltage lockout.

Device Information(1)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic for DRV8770

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Pin Configuration and Functions

Figure 5-1. DRV8770 RGE Package 24-Pin VQFN With Exposed Thermal Pad Top View

(1) PWR = power, $I = input$, $O = output$, $NC = no$ connection

(1) PWR = power, $I = input$, $O = output$, $NC = no$ connection

6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted) (1)

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings Comm

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

(1) Current flowing through boot diode (D_{BOOT}) needs to be limited for C_{BOOT} > 1µF

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) application report.

6.5 Electrical Characteristics

 $4.8 V ≤ V_{GVDD} ≤ 20 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted)$

4.8 V ≤ V_{GVDD} ≤ 20 V, –40°C ≤ T₁ ≤ 150°C (unless otherwise noted)

4.8 V ≤ V_{GVDD} ≤ 20 V, –40°C ≤ T_J ≤ 150°C (unless otherwise noted)

6.6 Typical Characteristics

7 Detailed Description

7.1 Overview

The DRV8770 device is a gate driver for brushed DC motor drive applications. This device decreases system component count, reduces PCB area, and saves cost by integrating two independent half-bridge gate drivers and bootstrap diodes.

DRV8770 device integrates bootstrap diode used along with boot capacitor to generate voltage to drive high side N-channel MOSFET. The high-side and low-side gate drivers and can drive 750-mA source, 1.5-A sink currents with total 30-mA average output current. DRV8770 is available in 0.5-mm pitch QFN and 0.65 TSSOP surface-mount packages. The QFN size is 4 × 4 mm (0.5-mm pin pitch) for the 24-pin package, and TSSOP size is 6.5×6.4 mm (0.65-mm pin pitch) for the 20-pin package.

7.2 Functional Block Diagram

Figure 7-1. Block Diagram for DRV8770

7.3 Feature Description

7.3.1 Gate Drivers

The DRV8770 integrates two half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. Input on GVDD provides the gate bias voltage for the low-side MOSFETs. The high voltage is generated using a bootstrap capacitor and GVDD supply. DRV8770 device integrates the bootstrap diode. The

half-bridge gate drivers can be used in combination to drive a brushed DC motor or separately to drive other types of loads.

7.3.1.1 Gate Drive Timings

7.3.1.1.1 Propagation Delay

The propagation delay time (t_{od}) is measured as the time between an input logic edge to a detected output change. This time has two parts consisting of the input deglitcher delay and the delay through the analog gate drivers.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. The analog gate drivers have a small delay that contributes to the overall propagation delay of the device.

7.3.1.1.2 Deadtime and Cross-Conduction Prevention

In the DRV8770, high- and low-side inputs operate independently, with an exception to prevent cross conduction when high and low side are turned ON at same time. The DRV8770 turns OFF high- and low- side output to prevent shoot through when high- and low-side inputs are logic high at same time.

The DRV8770 also provides deadtime insertion to prevents both external MOSFETs of each power-stage from switching on at the same time. In devices with DT pin (QFN package device), deadtime can be linearily adjusted between 200 ns to 2000 ns by connecting resistor between DT and ground. When DT pin is connected to ground, fixed deadtime of 200 ns (typical value) is inserted. The value of resistor can be caculated using Equation 1.

$$
R_{DT}(k\Omega) = \frac{Deadtime (ns)}{5}
$$
\n(1)

In device without DT pin (TSSOP package device), fixed deadtime of 200 ns (Typical value) is inserted to prevent high and low side gate output turning on at same time.

7.3.1.2 Mode (Inverting and non-inverting INLx)

The DRV8770 has flexibility of accepting different kind of inputs on INLx. In the QFN (RGE) package variant, the MODE pin provides option of GLx output inverted or non-inverted compared to polarity of signal on INLx pin.

When the MODE pin is left floating, INLx is configured to be in non-inverting mode and GLx output is in phase with INLx (see Figure 7-3). When MODE pin is connected to GVDD, GLx output is out of phase with inputs (see Figure 7-4). The TSSOP (PW) package variant does not have a MODE pin, so the INLx pins are inverted by default.

Figure 7-3. Non-Inverted INLx inputs (MODE = floating)

Figure 7-4. Inverted INLx inputs (MODE = GVDD or TSSOP package variant)

Table 7-1 shows the states of the gate drivers and FET half bridge when MODE = floating.

Table 7-1. Logic table when MODE = floating

INH_x	INLx	GH_x	GL _x	Half Bridge State
				Z, FETs disabled
				L, low-side FET enabled
				H, high-side FET enabled

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSFL8&partnum=DRV8770)* 11

Table 7-1. Logic table when MODE = floating (continued)

Table 7-2 shows the states of the gate drivers and FET half bridge for the inverted mode (MODE = GVDD or the default mode of the TSSOP package). In this mode, the INHx and INLx pins can be tied together to reduce the number of control signals from a microcontroller, as shown in Table 7-3. In this configuration, the device controls the deadtime as described in [Section 7.3.1.1.2](#page-9-0).

Table 7-2. Logic table when MODE = GVDD or TSSOP package variant

Table 7-3. Logic table when INHx = INLx for MODE = GVDD or TSSOP package variant

7.3.2 Pin Diagrams

Figure 7-5 shows the input structure for the logic level pins INHx, INLx. INHx and INLx has passive pull down, so when inputs are floating the output of gate driver will be pulled low. Figure 7-6 shows the input structure for the logic level pin inverted INLx. INLx in inverted mode has passive pull up, so when inputs are floating the output of gate driver will be pulled low.

7.3.3 Gate Driver Protective Circuits

The DRV8770 is protected against BSTx undervoltage and GVDD undervoltage events.

Table 7-4. Fault Action and Response

7.3.3.1 VBSTx Undervoltage Lockout (BSTUV)

The DRV8770 has separate voltage comparator to detect undervoltage condition for each phase. If at any time the supply voltage on the BSTx pin falls lower than the VBSTUV threshold, high side external MOSFETs of that particular phase is disabled by disabling (Hi-Z) GHx pin. Normal operation starts again when the BSTUV condition clears and low to high PWM edge is detected on INHx input on the same phase BSTUV was detected. BSTUV protection ensures that high side gate driver are not switched when BSTx pin has lower value.

7.3.3.2 GVDD Undervoltage Lockout (GVDDUV)

If at any time the voltage on the GVDD pin falls lower than the V_{GVDDUV} threshold voltage, all of the external MOSFETs are disabled. Normal operation starts again GVDDUV condition clears. GVDDUV protection ensures that gate driver are not switched when GVDD input is at lower value.

7.4 Device Functional Modes

Whenever the GVDD > V_{GVDDUV} and V_{BSTX} > V_{BSTUV} the device is in operating (active) mode, in this condition gate driver output GHx and GLX will follow respective inputs INHx and INLx.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8770 is primarily used for brushed DC motor control. The design procedures in the *Section 8.2* section highlight how to use and configure the DRV8770.

8.2 Typical Application

8.2.1 Design Requirements

Table 8-1 lists the example design input parameters for system design.

8.2.2 Detailed Design Procedure

Bootstrap Capacitor and GVDD Capacitor Selection

The bootstrap capacitor must be sized to maintain the bootstrap voltage above the undervoltage lockout for normal operation. Equation 2 calculates the maximum allowable voltage drop across the bootstrap capacitor:

$$
\Delta V_{BSTX} = V_{GVDD} - V_{BOGTD} - V_{BSTUV} \tag{2}
$$

 $= 12$ V – 0.85 V – 4.5 V = 6.65 V

where

- V_{GVD} is the supply voltage of the gate drive
- V_{BOOTO} is the forward voltage drop of the bootstrap diode
- V_{BSTUV} is the threshold of the bootstrap undervoltage lockout

In this example the allowed voltage drop across bootstrap capacitor is 6.65 V. It is generally recommended that ripple voltage on both the bootstrap capacitor and GVDD capacitor should be minimized as much as possible. Many of commercial, industrial, and automotive applications use ripple value between 0.5 V to 1 V.

The total charge needed per switching cycle can be estimated with Equation 3:

$$
Q_{TOT} = Q_G + \frac{IL_{BS_TRANS}}{f_{SW}}\tag{3}
$$

 $= 48$ nC + 220 μ A/20 kHz = 50 nC + 11 nC = 59 nC

where

- Q_G is the total MOSFET gate charge
- I_{LBS_TRAN} is the bootstrap pin leakage current
- f_{SW} is the is the PWM frequency

The minimum bootstrap capacitor an then be estimated as below assuming 1-V $\Delta V_{\rm BSTx}$:

$$
\mathit{C}_{\mathit{BST_MIN}} = \left. Q_{\mathit{TOT}} \right/_{\Delta V_{\mathit{BSTX}}}
$$

 $= 59$ nC $/ 1$ V = 59 nF

The calculated value of minimum bootstrap capacitor is 59 nF. It should be noted that, this value of capacitance is needed at full bias voltage. In practice, the value of the bootstrap capacitor must be greater than calculated value to allow for situations where the power stage may skip pulse due to various transient conditions. It is recommended to use a 100 nF bootstrap capacitor in this example. It is also recommended to include enough margin and place the bootstrap capacitor as close to the BSTx and SHx pins as possible.

(4)

Note

If the bootstrap capacitor value (C_{BSTx}) is above 1 µF, then current flowing through internal bootstrap diode needs to be limited.

The local GVDD bypass capacitor must be greater than the value of bootstrap capacitor value (generally 10 times the bootstrap capacitor value).

$$
C_{GVDD} \ge 10 \times C_{BSTX} \tag{5}
$$

 $= 10*100$ nF = 1 μ F

For this example application, choose 1- μ F C_{GVDD} capacitor. Choose a capacitor with a voltage rating at least twice the maximum voltage that it will be exposed to because most ceramic capacitors lose significant capacitance when biased. This value also improves the long term reliability of the system.

Gate Resistance Selection

The slew rate of the SHx connection will be dependent on the rate at which the gate of the external MOSFETs is controlled. The pull-up/pull-down strength of the DRV8770 is fixed internally, hence slew rate of gate voltage can be controlled with an external series gate resistor. In some applications the gate charge, which is load on gate driver device, is significantly larger than gate driver peak output current capability. In such applications external gate resistors can limit the peak output current of the gate driver. External gate resistors are also used to damp ringing and noise.

The specific parameters of the MOSFET, system voltage, and board parasitics will all affect the final slew rate, so generally selecting an optimal value or configuration of external gate resistor is an iterative process.

8.2.3 Application Curves

9 Power Supply Recommendations

The DRV8770 is designed to operate from an input voltage supply (GVDD) range from 4.8 V to 20 V. A local bypass capacitor should be placed between the GVDD and GND pins. This capacitor should be located as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is recommended to use two capacitors across GVDD and GND: a low capacitance ceramic surface-mount capacitor for high frequency filtering placed very close to GVDD and GND pin, and another high capacitance value surfacemount capacitor for device bias requirements. In a similar manner, the current pulses delivered by the GHx pins are sourced from the BSTx pins. Therefore, capacitor across the BSTx to SHx is recommended, it should be high enough capacitance value capacitor to deliver GHx pulses.

9.1 Bulk Capacitance Sizing

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size. The amount of local capacitance depends on a variety of factors including:

- The highest current required by the motor system
- The power supply's type, capacitance, and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable supply voltage ripple
- Type of motor (brushed DC, brushless DC, stepper)
- The motor startup and braking methods

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet provides a recommended minimum value, but system level testing is required to determine the appropriate sized bulk capacitor.

Figure 9-1. Motor Drive Supply Parasitics Example

10 Layout 10.1 Layout Example

10.2 Layout Guidelines

- Low ESR/ESL capacitors must be connected close to the device between GVDD and GND and between BSTx and SHx pins to support high peak currents drawn from GVDD and BSTx pins during the turn-on of the external MOSFETs.
- To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a good quality ceramic capacitor must be connected between the high side MOSFET drain and ground.
- In order to avoid large negative transients on the switch node (SHx) pin, the parasitic inductances between the source of the high-side MOSFET and the source of the low-side MOSFET must be minimized.
- In order to avoid unexpected transients, the parasitic inductance of the GHx, SHx, and GLx connections must be minimized. Minimize the trace length and number of vias wherever possible. Minimum 10 mil and typical 15 mil trace width is recommended.
- Resistance between DT and GND must be place as close as possible to device
- Place the gate driver as close to the MOSFETs as possible. Confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area by reducing trace length. This confinement decreases the loop inductance and minimize noise issues on the gate terminals of the MOSFETs.
- In QFN package device variants, NC pins can be connected to GND to increase ground conenction between thermal pad and external ground plane.
- Refer to sections *General Routing Techniques and MOSFET Placement and Power Stage Routing* in [Application Report](https://www.ti.com/lit/an/slva959a/slva959a.pdf)

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

W (mm)

Pin1 Quadrant

TEXAS

TAPE AND REEL INFORMATION

STRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

GENERIC PACKAGE VIEW

RGE 24 VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

RGE0024B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGE0024B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGE0024B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated