

## Asymmetric Dual N-Channel 30V (D-S) Power MOSFET

### FEATURES

- Low  $R_{DS(ON)}$  to minimize conductive losses
- Low gate charge for fast power switching
- 100% UIS and  $R_g$  tested
- Compliant to RoHS directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21

### APPLICATIONS

- IPC
- VGA
- NB VCORE

### KEY PERFORMANCE PARAMETERS



PARAMETER	TYPE	VALUE	UNIT
$V_{DS}$	Q1	30	V
	Q2	30	
$R_{DS(on)}$ (max)	$V_{GS} = 10V$	11.7	mΩ
		14.9	
	$V_{GS} = 4.5V$	3.6	
		5.5	
$Q_g$	Q1	4.6	nC
	Q2	25	



✓  
RoHS  
COMPLIANT

HALOGEN  
FREE

PDFN56 Asymmetric Dual



Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	Q1	Q2	UNIT
Drain-Source Voltage	$V_{DS}$	30	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Continuous Drain Current <sup>(Note 1)</sup>	$I_D$	38	107	A
		10	20	
Pulsed Drain Current	$I_{DM}$	152	428	A
Single Pulse Avalanche Current <sup>(Note 2)</sup>	$I_{AS}$	16	26	A
Single Pulse Avalanche Energy <sup>(Note 2)</sup>	$E_{AS}$	38	101	mJ
Total Power Dissipation	$P_D$	30	69	W
		6	14	
Total Power Dissipation	$P_D$	2.2	2.4	W
		0.4	0.5	
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	- 55 to +150		°C

### THERMAL PERFORMANCE

PARAMETER	SYMBOL	LIMIT		UNIT
		Q1	Q2	
Thermal Resistance – Junction to Case	$R_{\Theta JC}$	4.2	1.8	°C/W
Thermal Resistance – Junction to Ambient	$R_{\Theta JA}$	56	52	

**Thermal Performance Note:**  $R_{\Theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins.  $R_{\Theta JA}$  is guaranteed by design while  $R_{\Theta CA}$  is determined by the user's board design.

<b>ELECTRICAL SPECIFICATIONS</b> ( $T_A = 25^\circ\text{C}$ unless otherwise noted)							
<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>SYMBOL</b>	<b>TYPE</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNIT</b>
<b>Static</b>							
Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	$BV_{DSS}$	Q1	30	--	--	V
	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$		Q2	30	--	--	
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	$V_{GS(\text{TH})}$	Q1	1.2	1.9	2.5	V
	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$		Q2	1.2	1.6	2.5	
Gate-Source Leakage Current	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$	$I_{GSS}$	Q1	--	--	$\pm 100$	nA
	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$		Q2	--	--	$\pm 100$	nA
Drain-Source Leakage Current	$V_{GS} = 0\text{V}, V_{DS} = 30\text{V}$	$I_{DSS}$	Q1	--	--	1	$\mu\text{A}$
	$V_{GS} = 0\text{V}, V_{DS} = 30\text{V}$			--	--	100	
	$T_J = 125^\circ\text{C}$		Q2	--	--	1	
	$V_{GS} = 0\text{V}, V_{DS} = 30\text{V}$			--	--	100	
	$V_{GS} = 0\text{V}, V_{DS} = 30\text{V}$		$T_J = 125^\circ\text{C}$	--	--	--	
Drain-Source On-State Resistance <sup>(Note 3)</sup>	$V_{GS} = 10\text{V}, I_D = 10\text{A}$	$R_{DS(on)}$	Q1	--	8.8	11.7	$\text{m}\Omega$
	$V_{GS} = 4.5\text{V}, I_D = 9\text{A}$			--	12.8	14.9	
	$V_{GS} = 10\text{V}, I_D = 20\text{A}$		Q2	--	2.7	3.6	
	$V_{GS} = 4.5\text{V}, I_D = 16\text{A}$			--	3.7	5.5	
Forward Transconductance <sup>(Note 3)</sup>	$V_{DS} = 5\text{V}, I_D = 10\text{A}$	$g_{fs}$	Q1	--	27	--	S
	$V_{DS} = 5\text{V}, I_D = 20\text{A}$		Q2	--	47	--	
<b>Dynamic</b> <sup>(Note 4)</sup>							
Total Gate Charge	Q1 $V_{DS} = 15\text{V}, I_D = 10\text{A}$ Q2 $V_{DS} = 15\text{V}, I_D = 20\text{A}$	$Q_g(V_{GS}=10\text{V})$	Q1	--	9.3	--	$\text{nC}$
			Q2	--	49	--	
Total Gate Charge	Q1 $V_{DS} = 15\text{V}, I_D = 9\text{A}$	$Q_g(V_{GS}=4.5\text{V})$	Q1	--	4.6	--	$\text{nC}$
Gate-Source Charge			Q2	--	25	--	
Gate-Drain Charge	Q2 $V_{DS} = 15\text{V}, I_D = 16\text{A}$	$Q_{gs}$	Q1	--	2.1	--	$\text{nC}$
			Q2	--	7.3	--	
Input Capacitance	Q1 $V_{GS} = 0\text{V}, V_{DS} = 15\text{V}$ $f = 1.0\text{MHz}$	$C_{iss}$	Q1	--	1.8	--	$\text{pF}$
			Q2	--	12	--	
Output Capacitance	Q2 $V_{GS} = 0\text{V}, V_{DS} = 15\text{V}$ $f = 1.0\text{MHz}$	$C_{oss}$	Q1	--	142	--	$\text{pF}$
			Q2	--	388	--	
Reverse Transfer Capacitance	Q1 $V_{GS} = 0\text{V}, V_{DS} = 15\text{V}$ $f = 1.0\text{MHz}$	$C_{rss}$	Q1	--	26	--	$\text{pF}$
			Q2	--	276	--	
Gate Resistance	$f = 1.0\text{MHz}$	$R_g$	Q1	0.5	1.6	3.2	$\Omega$
			Q2	0.5	1.5	3	







<b>ELECTRICAL SPECIFICATIONS</b> ( $T_A = 25^\circ\text{C}$ unless otherwise noted)							
<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>SYMBOL</b>	<b>TYPE</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNIT</b>
<b>Switching</b> <small>(Note 4)</small>							
Turn-On Delay Time	Q1 $V_{GS} = 10V, V_{DS} = 15V, I_D = 10A, R_G = 2\Omega$	$t_{d(on)}$	Q1	--	4.8	--	ns
			Q2	--	11	--	
Turn-On Rise Time	Q1 $V_{GS} = 10V, V_{DS} = 15V, I_D = 10A, R_G = 2\Omega$	$t_r$	Q1	--	65	--	
			Q2	--	79	--	
Turn-Off Delay Time	Q2 $V_{GS} = 10V, V_{DS} = 15V, I_D = 20A, R_G = 2\Omega$	$t_{d(off)}$	Q1	--	8.2	--	
			Q2	--	32	--	
Turn-Off Fall Time	Q1 $V_{GS} = 0V, I_S = 10A$	$t_f$	Q1	--	14	--	
			Q2	--	49	--	
<b>Source-Drain Diode</b>							
Forward Voltage <small>(Note 3)</small>	$V_{GS} = 0V, I_S = 10A$	$V_{SD}$	Q1	--	--	1.2	V
			Q2	--	--	1	
Reverse Recovery Time	Q1 $I_S = 10A, dI/dt = 100A/\mu\text{s}$	$t_{rr}$	Q1	--	33	--	ns
			Q2	--	14	--	
Reverse Recovery Charge	Q2 $I_S = 20A, dI/dt = 100A/\mu\text{s}$	$Q_{rr}$	Q1	--	19	--	nC
			Q2	--	8	--	

**Notes:**

1. Silicon limited current only.
2. Q1 :  $L = 0.3mH, V_{GS} = 10V, V_{DD} = 30V, R_G = 25\Omega, I_{AS} = 16A$ , Starting  $T_J = 25^\circ\text{C}$   
Q2 :  $L = 0.3mH, V_{GS} = 10V, V_{DD} = 30V, R_G = 25\Omega, I_{AS} = 26A$ , Starting  $T_J = 25^\circ\text{C}$
3. Pulse test: Pulse Width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
4. Switching time is essentially independent of operating temperature.






**ORDERING INFORMATION**

<b>PART NO.</b>	<b>PACKAGE</b>	<b>PACKING</b>
TSM5055DCR RLG	PDFN56 Asymmetric Dual	2,500pcs / 13" Reel

**CHARACTERISTICS CURVES (Q1)**
 $(T_A = 25^\circ\text{C} \text{ unless otherwise noted})$ 


## CHARACTERISTICS CURVES (Q1)


( $T_A = 25^\circ\text{C}$  unless otherwise noted)




## CHARACTERISTICS CURVES (Q2)

( $T_A = 25^\circ\text{C}$  unless otherwise noted)


### Output Characteristics




### Transfer Characteristics




### On-Resistance vs. Drain Current




### Gate-Source Voltage vs. Gate Charge



### On-Resistance vs. Junction Temperature








### On-Resistance vs. Gate-Source Voltage





## CHARACTERISTICS CURVES (Q2)

( $T_A = 25^\circ\text{C}$  unless otherwise noted)



**PACKAGE OUTLINE DIMENSIONS** (Unit: Millimeters)

**PDFN56 Asymmetric Dual**

**SUGGESTED PAD LAYOUT** (Unit: Millimeters)

**MARKING DIAGRAM**


- G** = Halogen Free
- Y** = Year Code
- WW** = Week Code (01~52)
- F** = Factory Code

## Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.