### | ANALOG<br>| DEVICES 1550 MHz to 2650 MHz Quadrature Modulator with 2100 MHz to 2600 MHz Frac-N PLL and Integrated VCO

# Data Sheet **[ADRF6703](http://www.analog.com/ADRF6703)**

### <span id="page-0-0"></span>**FEATURES**

**IQ modulator with integrated fractional-N PLL RF output frequency range: 1550 MHz to 2650 MHz Internal LO frequency range: 2100 MHz to 2600 MHz Output P1dB: 14.2 dBm @ 2140 MHz Output IP3: 33.2 dBm @ 2140 MHz Noise floor: −159.6 dBm/Hz @ 2140 MHz Baseband bandwidth: 750 MHz (3 dB) SPI serial interface for PLL programming Integrated LDOs and LO buffer Power supply: 5 V/240 mA 40-lead 6 mm × 6 mm LFCSP**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Cellular communications systems GSM/EDGE, CDMA2000, W-CDMA, TD-SCDMA, LTE Broadband wireless access systems Satellite modems**

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [ADRF6703](http://www.analog.com/ADRF6703) provides a quadrature modulator and synthesizer solution within a small 6 mm  $\times$  6 mm footprint while requiring minimal external components.

The [ADRF6703](http://www.analog.com/ADRF6703) is designed for RF outputs from 1550 MHz to 2650 MHz. The low phase noise VCO and high performance quadrature modulator make the [ADRF6703](http://www.analog.com/ADRF6703) suitable for next generation communication systems requiring high signal dynamic range and linearity. The integration of the IQ modulator, PLL, and VCO provides for significant board savings and reduces the BOM and design complexity.

The integrated fractional-N PLL/synthesizer generates a  $2\times f_{\text{LO}}$ input to the IQ modulator. The phase detector together with an external loop filter is used to control the VCO output. The VCO output is applied to a quadrature divider. To reduce spurious components, a sigma-delta  $(\Sigma-\Delta)$  modulator controls the programmable PLL divider.

The IQ modulator has wideband differential I and Q inputs, which support baseband as well as complex IF architectures. The single-ended modulator output is designed to drive a 50 Ω load impedance and can be disabled.

The [ADRF6703](http://www.analog.com/ADRF6703) is fabricated using an advanced silicongermanium BiCMOS process. It is available in a 40-lead, exposed-paddle, Pb-free, 6 mm × 6 mm LFCSP package. Performance is specified from −40°C to +85°C. A lead-free evaluation board is available.

#### **Table 1.**



<span id="page-0-3"></span>

Figure 1.

#### **FUNCTIONAL BLOCK DIAGRAM**

#### **Rev. B**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 [www.analog.com](http://www.analog.com/) Fax: 781.461.3113 ©2011 Analog Devices, Inc. All rights reserved.** 

# TABLE OF CONTENTS



### <span id="page-1-0"></span>**REVISION HISTORY**



**6/11—Revision 0: Initial Version**



## <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_s = 5 V$ ; T<sub>A</sub> = 25°C; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 500 mV dc bias; baseband I/Q frequency ( $f_{BB}$ ) = 1 MHz;  $f_{\rm PFD}$  = 38.4 MHz;  $f_{\rm REF}$  = 153.6 MHz at +4 dBm Re:50  $\Omega$  (1 V p-p); 130 kHz loop filter, unless otherwise noted.





# Data Sheet **ADRF6703**

<span id="page-4-1"></span>

<span id="page-4-0"></span> $^1$  The figure of merit (FOM) is computed as phase noise (dBc/Hz) – 10log10(f $_{\tt PFD}$  – 20log10(f $_{\tt Lo/}$ f $_{\tt PFD}$ ). The FOM was measured across the full LO range, with f $_{\tt REF}$  = 80 MHz, f $_{\rm{REF}}$  power = 10 dBm (500 V/µs slew rate) with a 40 MHz f $_{\rm{PFD}}$ . The FOM was computed at 50 kHz offset.

<span id="page-4-2"></span> $^2$  Refer to [Figure 40](#page-18-3) for plot of input impedance over frequency.

### <span id="page-5-0"></span>**TIMING CHARACTERISTICS**

### <span id="page-5-1"></span>**Table 3.**



<span id="page-5-2"></span>

Figure 2. Timing Diagram

## <span id="page-6-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 4.**



<sup>1</sup> Per JDEC standard JESD 51-2.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### <span id="page-6-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge<br>without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-7-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration



**Table 5. Pin Function Descriptions**



### <span id="page-8-0"></span>**Table 6. Enabling RFOUT**

<span id="page-8-2"></span>

<span id="page-8-1"></span> $1 X =$  don't care.

### **Table 7. LO Port Configuration[1,](#page-10-0) [2](#page-10-1)**



 $1 X =$  don't care.

<sup>2</sup> LOSEL should not be left floating.

### <span id="page-9-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = 5 V$ ; T<sub>A</sub> = 25°C; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 500 mV dc bias; baseband I/Q frequency (f<sub>BB</sub>) = 1 MHz; f<sub>PFD</sub> = 38.4 MHz; f<sub>REF</sub> = 153.6 MHz at +4 dBm Re:50  $\Omega$  (1 V p-p); 130 kHz loop filter, unless otherwise noted.



<span id="page-9-1"></span>

Figure 6. SSB Output Power, Second- and Third-Order Distortion, Carrier Feedthrough and Sideband Suppression vs. Baseband Differential Input Voltage ( $f_{OUT} = 2140$  MHz)







Figure 8. SSB Output 1dB Compression Point (OP1dB) vs. LO Frequency ( $f_{LO}$ ) and Power Supply





08570-106

### Data Sheet **ADRF6703**



Figure 10. Carrier Feedthrough vs. LO Frequency ( $f<sub>LO</sub>$ ) and Temperature; Multiple Devices Shown



Figure 11. Sideband Suppression vs. LO Frequency ( $f<sub>LO</sub>$ ) and Temperature; Multiple Devices Shown



<span id="page-10-1"></span><span id="page-10-0"></span>Figure 12. OIP3 and OIP2 vs. LO Frequency (f<sub>LO</sub>) and Temperature (POUT ≈ −2 dBm per Tone); Multiple Devices Shown



Figure 13. Carrier Feedthrough vs. LO Frequency ( $f_{LO}$ ) and Temperature After Nulling at 25°C; Multiple Devices Shown



Figure 14. Sideband Suppression vs. LO Frequency ( $f<sub>LO</sub>$ ) and Temperature After Nulling at 25°C; Multiple Devices Shown



Figure 15. Second- and Third-Order Distortion vs. LO Frequency ( $f_{LO}$ ) and **Temperature** 



Figure 16. Phase Noise vs. Offset Frequency and Temperature,  $f_{LO} = 2140$  MHz



Figure 17. Phase Noise vs. Offset Frequency and Temperature,  $f_{LO} = 2300$  MHz



Figure 18. Phase Noise vs. Offset Frequency and Temperature,  $f_{LO} = 2600 \text{ MHz}$ 



**OFFSET = 1kHz**

**OFFSET = 100kHz**

**OFFSET = 5MHz**

Figure 21. Phase Noise vs. LO Frequency at 10 kHz and 1 MHz Offsets



 $\cdot$  **T**<sub>A</sub> = –40 $^{\circ}$ C  $\overline{T_{\mathsf{A}}}$  = +25°C  $\mathbf{T_A} = +85^\circ \mathbf{C}$ 

**–140 –130**

**–120**

**–110**

**PHASE NOISE, 100kHz OFFSET (dBc/Hz)**

PHASE NOISE, 100KHz OFFSET (dBc/Hz)

**–100 –90**

**–80**

Figure 20. Phase Noise vs. LO Frequency at 1 kHz, 100 kHz, and 5 MHz Offsets





Figure 22. PLL Reference Spurs vs. LO Frequency (2× PFD and 4× PFD) at Modulator Output



Figure 23. PLL Reference Spurs vs. LO Frequency (0.5× PFD, 1× PFD, and 3× PFD) at Modulator Output





Figure 25. PLL Reference Spurs vs. LO Frequency (2× PFD and 4× PFD) at LO **Output** 



Figure 26. PLL Reference Spurs vs. LO Frequency (0.5× PFD, 2× PFD, and 3× PFD) at LO Output



Figure 27. Open-Loop VCO Phase Noiseat 2138.95 MHz, 2306.26MHz, and 2594.13MHz

# Data Sheet **ADRF6703**



Figure 28. IQ Modulator Noise Floor Cumulative Distributions at 2140 MHz, 2300 MHz, and 2600 MHz



Figure 29. Frequency Deviation from LO Frequency at  $LO = 2.41$  GHz to 2.4 GHz vs. Lock Time



Figure 30. SSB Output Power and LO Feedthrough with RF Output Disabled



Figure 31. VPTAT Voltage vs. Temperature

# Data Sheet **ADRF6703**



Figure 32. Input Return Loss of LO Input (LON, LOP Driven Through MABA-007159 1:1 Balun) and Output Return Loss of RFOUT vs. Frequency



Figure 33. Power Supply Current vs. Frequency and Temperature (PLL and IQMOD Enabled, LO Buffer Disabled)



Figure 34. Smith Chart Representation of RF Output

## <span id="page-15-0"></span>THEORY OF OPERATION

The [ADRF6703](http://www.analog.com/ADRF6703) integrates a high performance IQ modulator with a state of the art fractional-N PLL. Th[e ADRF6703 a](http://www.analog.com/ADRF6703)lso integrates a low noise VCO. The programmable SPI port allows the user to control the fractional-N PLL functions and the modulator optimization functions. This includes the capability to operate with an externally applied LO or VCO.

The quadrature modulator core within the [ADRF6703](http://www.analog.com/ADRF6703) is a part of the next generation of industry-leading modulators from Analog Devices, Inc. The baseband inputs are converted to currents and then mixed to RF using high performance NPN transistors. The mixer output currents are transformed to a single-ended RF output using an integrated RF transformer balun. The high performance active mixer core, coupled with the low-loss RF transformer balun results in an exceptional OIP3 and OP1dB, with a very low output noise floor for excellent dynamic range. The use of a passive transformer balun rather than an active output stage leads to an improvement in OIP3 with no sacrifice in noise floor. At 2140 MHz the [ADRF6703](http://www.analog.com/ADRF6703) typically provides an output P1dB of 14.2 dBm, OIP3 of 33.2 dBm, and an output noise floor of −159.6 dBm/Hz. Typical image rejection under these conditions is −52.3 dBc with no additional I and Q gain compensation.

### <span id="page-15-1"></span>**PLL + VCO**

The fractional divide function of the PLL allows the frequency multiplication value from REFIN to the LOP/LON outputs to be a fractional value rather than restricted to an integer as in traditional PLLs. In operation, this multiplication value is INT + (FRAC/MOD) where INT is the integer value, FRAC is the fractional value, and MOD is the modulus value, all of which are programmable via the SPI port. In previous fractional-N PLL designs, the fractional multiplication was achieved by periodically changing the fractional value in a deterministic way. The downside of this was often spurious components close to the fundamental signal. In the [ADRF6703,](http://www.analog.com/ADRF6703) a sigma delta modulator is used to distribute the fractional value randomly, thus significantly reducing the spurious content due to the fractional function.

### <span id="page-15-2"></span>**BASIC CONNECTIONS FOR OPERATION**

[Figure 35](#page-16-1) shows the basic connections for operating the [ADRF6703](http://www.analog.com/ADRF6703) as they are implemented on the device's evaluation board. The seven power supply pins should be individually decoupled using 100 pF and 0.1 µF capacitors located as close as possible to the pins. A single 10 µF capacitor is also recommended. The three internal decoupling nodes (labeled DECL3, DECL2, and DECL1) should be individually decoupled with capacitors as shown in [Figure 35.](#page-16-1) 

The four I and Q inputs should be driven with a bias level of 500 mV. These inputs are generally dc-coupled to the outputs of a dual DAC (see the [DAC-to-IQ Modulator Interfacing](#page-17-0) and [IQ](#page-18-0)  [Filtering](#page-18-0) sections for more information).

A 1 V p-p (0.353 V rms) differential sine wave on the I and Q inputs results in a single sideband output power of 4.95 dBm (at 2140 MHz) at the RFOUT pin (this pin should be ac-coupled as shown in [Figure 35\)](#page-16-1). This corresponds to an IQ modulator voltage gain of 0.95 dB.

The reference frequency for the PLL (typically 1 V p-p between 12 MHz and 160 MHz) should be applied to the REFIN pin, which should be ac-coupled. If the REFIN pin is being driven from a 50  $\Omega$  source (for example, a lab signal generator), the pin should be terminated with 50  $\Omega$  as shown i[n Figure 35](#page-16-1) (an RF drive level of +4 dBm should be applied). Multiples or fractions of the REFIN signal can be brought back off-chip at the multiplexer output pin (MUXOUT). A lock-detect signal and an analog voltage proportional to the ambient temperature can also be brought out on this pin by setting the appropriate bits on (DB21-DB23) in Register 4 (see the [Register Description](#page-20-0) section).

### <span id="page-15-3"></span>**EXTERNAL LO**

The internally generated local oscillator (LO) signal can be brought off-chip as either a 1× LO or a 2× LO (via pins LOP and LON) by asserting the LOSEL pin and making the appropriate internal register settings. The LO output must be disabled whenever the RF output of the IQ modulator is disabled.

The LOP and LON pins can also be used to apply an external LO. This can be used to bypass the internal PLL/VCO or if operation using an external VCO is desired. To turn off the PLL Register 6, Bits[20:17] must be zero.



Figure 35. Basic Connections for Operation (Loop Filter Set to 130 kHz)

### <span id="page-16-1"></span><span id="page-16-0"></span>**LOOP FILTER**

The loop filter is connected between the CP and VTUNE pins. The return for the loop filter components should be to Pin 40 (DECL3). The loop filter design i[n Figure 35](#page-16-1) results in a 3 dB loop bandwidth of 130 kHz. Th[e ADRF6703](http://www.analog.com/ADRF6703) closed loop phase noise was also characterized using a 2.5 kHz loop filter design. The recommended components for both filter designs are shown in [Table 8.](#page-16-2) For assistance in designing loop filters with other characteristics, download the most recent revision of ADIsimPLL™ fro[m www.analog.com/adisimpll.](http://www.analog.com/adisimpll) Operation with an external VCO is possible. In this case, the return for the loop filter components is ground (assuming a ground reference on the external VCO tuning input). The output of the loop filter is connected to the external VCO's tuning pin. The output of the VCO is brought back into the device on the LOP and LON pins (using a balun if necessary).

<span id="page-16-2"></span>**Table 8. Recommended Loop Filter Components**

Component	130 kHz Loop Filter	2.5 kHz Loop Filter
C <sub>14</sub>	$22$ pF	$0.1 \mu F$
R <sub>10</sub>	3 k $\Omega$	$68\Omega$
C15	2.7 <sub>nf</sub>	4.7 µF
R <sub>9</sub>	10 k $\Omega$	$270 \Omega$
C13	$6.8$ pF	47 nF
R65	$10 k\Omega$	$0\Omega$
C40	$22$ pF	Open
<b>R37</b>	$0\Omega$	$0\Omega$
R <sub>11</sub>	Open	Open
R <sub>12</sub>	0Ω	0Ω

### <span id="page-17-0"></span>**DAC-TO-IQ MODULATOR INTERFACING**

Th[e ADRF6703](http://www.analog.com/ADRF6703) is designed to interface with minimal components to members of the Analog Devices, Inc., family of TxDACs®. These dual-channel differential current output DACs provide an output current swing from 0 mA to 20 mA. The interface described in this section can be used with any DAC that has a similar output.

An example of an interface using the [AD9122](http://www.analog.com/AD9122) TxDAC is shown in [Figure 36.](#page-17-2) The baseband inputs of th[e ADRF6703](http://www.analog.com/ADRF6703) require a dc bias of 500 mV. The average output current on each of the outputs of th[e AD9122](http://www.analog.com/AD9779) is 10 mA. Therefore, a single 50  $Ω$  resistor to ground from each of the DAC outputs results in an average current of 10 mA flowing through each of the resistors, thus producing the desired 500 mV dc bias for the inputs to the [ADRF6703.](http://www.analog.com/ADRF6703) 



<span id="page-17-2"></span>Figure 36. Interface Between th[e AD9122](http://www.analog.com/AD9779) an[d ADRF6703](http://www.analog.com/ADRF6703) with 50 Ω Resistors to Ground to Establish the 500 mV DC Bias for th[e ADRF6703](http://www.analog.com/ADRF6703) Baseband Inputs

The [AD9122](http://www.analog.com/AD9122) output currents have a swing that ranges from 0 mA to 20 mA. With the 50  $\Omega$  resistors in place, the ac voltage swing going into th[e ADRF6703](http://www.analog.com/ADRF6703) baseband inputs ranges from 0 V to 1 V (with the DAC running at 0 dBFS). So the resulting drive signal from each differential pair is 2 V p-p differential with a 500 mV dc bias.

#### <span id="page-17-1"></span>**ADDING A SWING-LIMITING RESISTOR**

The voltage swing for a given DAC output current can be reduced by adding a third resistor to the interface. This resistor is placed in the shunt across each differential pair, as shown in [Figure 37.](#page-17-3) It has the effect of reducing the ac swing without changing the dc bias already established by the 50  $\Omega$  resistors.



<span id="page-17-3"></span>Figure 37. AC Voltage Swing Reduction Through the Introduction of a Shunt Resistor Between the Differential Pair

The value of this ac voltage swing limiting resistor( $R_{SL}$  as shown in [Figure 37\)](#page-17-3) is chosen based on the desired ac voltage swing and IQ modulator output power. [Figure 38](#page-17-4) shows the relationship between the swing-limiting resistor and the peak-to-peak ac swing that it produces when 50  $\Omega$  bias-setting resistors are used. A higher value of swing-limiting resistor will increase the output power of the [ADRF6703](http://www.analog.com/ADRF6703) and signal-to-noise ratio (SNR) at the cost if higher intermodulation distortion. For most applications, the optimum value for this resistor will be between 100  $\Omega$  and 300  $\Omega$ .

When setting the size of the swing-limiting resistor, the input impedance of the I and Q inputs should be taken into account. The I and Q inputs have a differential input resistance of 920 Ω. As a result, the effective value of the swing-limiting resistance is 920  $\Omega$  in parallel with the chosen swing-limiting resistor. For example, if a swing-limiting resistance of 200  $\Omega$  is desired (based on [Figure 37\)](#page-17-3), the value of  $R_{SL}$  should be set such that

 $200 \Omega = (920 \times R_{SL})/(920 + R_{SL})$ 

resulting in a value for R<sub>SL</sub> of 255 Ω.



<span id="page-17-4"></span>Figure 38. Relationship Between the AC Swing-Limiting Resistor and the Peak-to-Peak Voltage Swing with 50 Ω Bias-Setting Resistors

### Data Sheet **ADRF6703**

### <span id="page-18-0"></span>**IQ FILTERING**

An antialiasing filter must be placed between the DAC and modulator to filter out Nyquist images and broadband DAC noise. The interface for setting up the biasing and ac swing discussed in the [Adding a Swing-Limiting Resistor](#page-17-1) section, lends itself well to the introduction of such a filter. The filter can be inserted between the dc bias setting resistors and the ac swing-limiting resistor. Doing so establishes the input and output impedances for the filter.

Unless a swing-limiting resistor of 100  $\Omega$  is chosen, the filter must be designed to support different source and load impedances. In addition, the differential input capacitance of the I and Q inputs (1 pF) should be factored into the filter design. Modern filter design tools allow for the simulation and design of filters with differing source and load impedances as well as inclusion of reactive load components.

### <span id="page-18-1"></span>**BASEBAND BANDWIDTH**

[Figure 39](#page-18-4) shows the frequency response of th[e ADRF6703's](http://www.analog.com/ADRF6703) baseband inputs. This plot shows 0.5 dB and 3 dB bandwidths of 350 MHz and 750 MHz respectively. Any flatness variations across frequency at the [ADRF6703](http://www.analog.com/ADRF6703) RF output have been calibrated out of this measurement.

<span id="page-18-4"></span>



<span id="page-18-3"></span>Figure 40. Differential Baseband Input R and Input C Equivalents (Shunt R, Shunt C)

### <span id="page-18-2"></span>**DEVICE PROGRAMMING AND REGISTER SEQUENCING**

The device is programmed via a 3-pin SPI port. The timing requirements for the SPI port are shown in [Table 3](#page-5-1) an[d Figure 2.](#page-5-2) 

Eight programmable registers, each with 24 bits, control the operation of the device. The register functions are listed in [Table 9.](#page-19-1) The eight registers should initially be programmed in reverse order, starting with Register 7 and finishing with Register 0. Once all eight registers have been initially programmed, any of the registers can be updated without any attention to sequencing.

Software is available on the [ADRF6703](http://www.analog.com/ADRF6703) product page at [www.analog.com](http://www.analog.com/) that allows programming of the evaluation board from a PC running Windows® XP or Windows Vista.

To operate correctly under Windows XP, Version 3.5 of Microsoft .NET must be installed. To run the software on a Windows 7 PC, XP emulation mode must be used (using Virtual PC).

## <span id="page-19-0"></span>REGISTER SUMMARY

### <span id="page-19-1"></span>**Table 9. Register Functions**



### <span id="page-20-1"></span><span id="page-20-0"></span>REGISTER DESCRIPTION **REGISTER 0—INTEGER DIVIDE CONTROL (DEFAULT: 0x0001C0)**

With Register 0, Bits[2:0] set to 000, the on-chip integer divide control register is programmed as shown in [Figure 41.](#page-20-2) 

### **Divide Mode**

Divide mode determines whether fractional mode or integer mode is used. In integer mode, the RF VCO output frequency (fvco) is calculated by

$$
f_{VCO} = 2 \times f_{PFD} \times (INT) \tag{1}
$$

where:

 $f<sub>VCO</sub>$  is the output frequency of the internal VCO.

fPFD is the frequency of operation of the phase-frequency detector. INT is the integer divide ratio value (21 to 123 in integer mode).

### **Integer Divide Ratio**

The integer divide ratio bits are used to set the integer value in Equation 2. The INT, FRAC, and MOD values make it possible to generate output frequencies that are spaced by fractions of the PFD frequency. The VCO frequency (fvco) equation is

$$
f_{VCO} = 2 \times f_{PFD} \times (INT + (FRAC/MOD))
$$
 (2)

where:

INT is the preset integer divide ratio value (24 to 119 in fractional mode).

MOD is the preset fractional modulus (1 to 2047).

FRAC is the preset fractional divider ratio value (0 to MOD − 1).



<span id="page-20-2"></span>Figure 41. Register 0—Integer Divide Control Register Map

### <span id="page-21-0"></span>**REGISTER 1—MODULUS DIVIDE CONTROL (DEFAULT: 0x003001)**

With Register 1, Bits[2:0] set to 001, the on-chip modulus divide control register is programmed as shown i[n Figure 42.](#page-21-2)

### **Modulus Value**

The modulus value is the preset fractional modulus ranging from 1 to 2047.

### <span id="page-21-1"></span>**REGISTER 2—FRACTIONAL DIVIDE CONTROL (DEFAULT: 0x001802)**

With Register 2, Bits[2:0] set to 010, the on-chip fractional divide control register is programmed as shown i[n Figure 43.](#page-21-3)

### **Fractional Value**

The FRAC value is the preset fractional modulus ranging from 0 to <MDR.







<span id="page-21-3"></span><span id="page-21-2"></span>

**FRACTIONAL VALUE MUST BE LESS THAN MODULUS.**

Figure 43. Register 2—Fractional Divide Control Register Map

### <span id="page-22-0"></span>**REGISTER 3—Σ-∆ MODULATOR DITHER CONTROL (DEFAULT: 0x10000B)**

With Register 3, Bits[2:0] set to 011, the on-chip Σ-Δ modulator dither control register is programmed as shown in [Figure 44.](#page-22-1) The recommended and default setting for dither enable is enabled (1).

The default value of the dither magnitude (15) should be set to a recommended value of 1.

The dither restart value can be programmed from 0 to  $2^{17} - 1$ , though a value of 1 is typically recommended.



<span id="page-22-1"></span>Figure 44. Register 3—Σ-∆ Modulator Dither Control Register Map

### <span id="page-23-0"></span>**REGISTER 4—PLL CHARGE PUMP, PFD, AND REFERENCE PATH CONTROL (DEFAULT: 0x0AA7E4)**

With Register 4, Bits[2:0] set to 100, the on-chip charge pump, PFD, and reference path control register is programmed as shown in [Figure 45.](#page-24-0) 

### **CP Current**

The nominal charge pump current can be set to 250 µA, 500 µA, 750 µA, or 1000 µA using DB10 and DB11 of Register 4 and by setting DB18 to 0 (CP reference source).

In this mode, no external RSET is required. If DB18 is set to 1, the four nominal charge pump currents (I<sub>NOMINAL</sub>) can be externally tweaked according to the following equation:

$$
R_{SET} = \left(\frac{217.4 \times I_{CP}}{I_{NOMINAL}}\right) - 37.8 \,\Omega \tag{3}
$$

where  $I_{CP}$  is the base charge pump current in microamps.

The PFD phase offset multiplier ( $\theta_{\text{PPD,OFS}}$ ), which is set by Bits[16:12] of Register 4, causes the PLL to lock with a nominally fixed phase offset between the PFD reference signal and the divided-down VCO signal. This phase offset is used to linearize the PFD-to-CP transfer function and can improve

fractional spurs. The magnitude of the phase offset is determined by the following equation:

$$
|\Delta\Phi|(\text{deg}) = 22.5 \frac{\theta_{PP,OPS}}{I_{CP,MULT}} \tag{4}
$$

The default value of the phase offset multiplier  $(10 \times 22.5^{\circ})$ should be set to a recommended value of  $6 \times 22.5^{\circ}$ .

This phase offset can be either positive or negative depending on the value of DB17 in Register 4.

The reference frequency applied to the PFD can be manipulated using the internal reference path source. The external reference frequency applied can be internally scaled in frequency by 2×, 1×, 0.5×, or 0.25×. This allows a broader range of reference frequency selections while keeping the reference frequency applied to the PFD within an acceptable range.

The device also has a MUXOUT pin that can be programmed to output a selection of several internal signals. The default mode is to provide a lock-detect output to allow the user to verify when the PLL has locked to the target frequency. In addition, several other internal signals can be passed to the MUXOUT pin as described i[n Figure 35.](#page-16-1) 

## Data Sheet **ADRF6703**



<span id="page-24-0"></span>Figure 45. Register 4—PLL Charge Pump, PFD, and Reference Path Control Register Map

### <span id="page-25-0"></span>**REGISTER 5—LO PATH AND MODULATOR CONTROL (DEFAULT: 0X0000D5)**

With Register 5, Bits[2:0] set to 101, the LO path and modulator control register is programmed as shown in [Figure 46.](#page-25-1) 

The modulator output or the complete modulator can be disabled using the modulator bias enable and modulator output enable addresses of Register 5.

The LO port (LOP and LON pins) can be used to apply an external  $2 \times$  LO (that is, bypass internal PLL) to the IQ modulator. A differential LO drive of 0 dBm is recommended.

The LO port can also be used as an output where a 2× LO or 1× LO can be brought out and used to drive another mixer. The nominal output power provided at the LO port is 3 dBm. The mode of operation of the LO port is determined by the status of the LOSEL pin (3.3 V logic) along with the settings in a number of internal registers (see [Table 10\)](#page-25-2).

<span id="page-25-2"></span>



 $1 X =$ don't care.

<sup>2</sup> LOSEL should not be left floating.

The internal VCO of the device can also be bypassed. In this case, the charge pump output drives an external VCO through the loop filter. The loop is completed by routing the VCO into the device through the LO port.



<span id="page-25-1"></span>Figure 46. Register 5—LO Path and Modulator Control Register Map

08570-021

### <span id="page-26-0"></span>**REGISTER 6—VCO CONTROL AND VCO ENABLE (DEFAULT: 0X1E2106)**

With Register 6, Bits[2:0] set to 110, the VCO control and enable register is programmed as shown in [Figure 47.](#page-26-2) 

The VCO tuning band is normally selected automatically by the band calibration algorithm, although the user can directly select the VCO band using Register 6.

The VCO BS SRC bit (DB9) determines whether the result of the calibration algorithm is used to select the VCO band or if the band selected is based on the value in VCO band select (DB8 to DB3).

The VCO amplitude can be controlled through Register 6. The VCO amplitude setting can be controlled between 0 and 63. The default value of 8 should be set to a recommended value of 63.

The internal VCOs can be disabled using Register 6.

The internal charge pump can be disabled through Register 6. By default, the charge pump is enabled.

To turn off the PLL (for example, if the [ADRF6703](http://www.analog.com/ADRF6703) is being driven by an external LO), set Register 6, Bits[20:17] to zero.

### <span id="page-26-1"></span>**REGISTER 7—EXTERNAL VCO ENABLE**

With Register 7, Bits[2:0] set to 111, the external VCO control register is programmed as shown i[n Figure 48.](#page-26-3)

The external VCO enable bit allows the use of an external VCO in the PLL instead of the internal VCO. This can be advantageous in cases where the internal VCO is not capable of providing the desired frequency or where the internal VCO's phase noise is higher than desired. By setting this bit (DB22) to 1, and setting Register 6, Bits[15:10] to 0, the internal VCO is disabled, and the output of an external VCO can be fed into the part differentially on Pin 38 and Pin 37 (LOP and LON). Because the loop filter is already external, the output of the loop filter simply needs to be connected to the external VCO's tuning voltage pin.



Figure 47. Register 6—VCO Control and VCO Enable Register Map

<span id="page-26-3"></span><span id="page-26-2"></span>

Figure 48. Register 7

## <span id="page-27-0"></span>CHARACTERIZATION SETUPS

[Figure 49](#page-27-1) and [Figure](#page-28-0) 50 show characterization bench setups used to characterize the [ADRF6703.](http://www.analog.com/ADRF6703) The setup shown in [Figure 49](#page-27-1) was used to do most of the testing. An automated VEE program was used to control equipment over the IEEE bus. The setup was used to measure SSB, OIP2, OIP3, OP1dB, LO, and USB NULL.

For phase noise and reference spurs measurements, see the phase noise setup o[n Figure](#page-28-0) 50. Phase noise was measured on LO and modulator output.



<span id="page-27-1"></span>Figure 49. General Characterization Setup

### **ADRF670x PHASE NOISE STAND SETUP ALL INSTRUMENTS ARE CONNECTED IN DAISY CHAIN FASHION VIA GBIP CABLE UNLESS OTHERWISE NOTED.**

<span id="page-28-0"></span>

## <span id="page-29-0"></span>EVALUATION BOARD

[Figure 52](#page-30-0) shows the schematic of the device's RoHS-compliant evaluation board. This board was designed using Rogers 4350 material to minimize losses at high frequencies. FR4 material would also be adequate but with the slightly higher trace loss of this material.

Whereas the on-board USB interface circuitry of the evaluation board is powered directly from the PC, the main section of the evaluation board requires a separate 5 V power supply.

The evaluation board is designed to operate using the internal VCO (default configuration) of the device or with an external VCO. To use an external VCO, R62 and R12 should be removed. 0  $\Omega$  resistors should be placed in R63 and R11. A side-launched SMA connector (Johnson 142-0701-851) must be soldered to the pad labeled VTUNE. The input of the external VCO should be connected to the VTUNE SMA connector and a portion of the VCO's output should be connected to the EXT LO SMA connector. In addition to these hardware changes, internal register settings must also be changed (as detailed in th[e Register Description](#page-20-0) section) to enable operation with an external VCO.

Additional configuration options for the evaluation board are described in [Table 11.](#page-31-0) 

The serial port of the [ADRF6703](http://www.analog.com/ADRF6703) can be programmed from a PC's USB port (a USB cable is provided with the evaluation board). The on-board USB interface circuitry can if desired be bypassed by removing the 0  $\Omega$  resistors, R15, R17, and R18 (see [Figure 52\)](#page-30-0) and driving th[e ADRF6703](http://www.analog.com/ADRF6703) serial interface through the P3 4-pin header (P3 must be first installed, Samtec TSW-104-08-G-S).

### <span id="page-29-1"></span>**EVALUATION BOARD CONTROL SOFTWARE**

USB-based programming software is available to download from the [ADRF6703](http://www.analog.com/ADRF6703) product page at [www.analog.com](http://www.analog.com/) (Evaluation Board Software Rev 6.1.0). To install the software, download and extract the zip file. Then run the following installation file: **ADRF6X0X\_6p1p0\_customer\_installer.exe**. To operate correctly under Windows XP, Version 3.5 of Microsoft .NET must be installed. To run the software on a Windows 7 PC, XP emulation mode must be used (using Virtual PC).



Figure 51. Control Software Opening Menu

<span id="page-29-2"></span>[Figure 51](#page-29-2) shows the opening window of the software where the user selects the device being programmed[. Figure 55](#page-32-0) shows a screen shot of the control software's main controls with the default settings displayed. The text box in the bottom left corner provides an immediate indication of whether the software is successfully communicating with the evaluation board. If the evaluation board is connected to the PC via the USB cable provided and the software is successfully communicating with the on-board USB circuitry, this text box shows the following message: **ADRF6X0X eval board connected**.



**NOTES 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.**

Figure 52. Evaluation Board Schematic (Loop Filter Set to 130 kHz)

<span id="page-30-0"></span>

Figure 53. Evaluation Board Top Layer



Figure 54. Evaluation Board Bottom Layer

### <span id="page-31-0"></span>**Table 11. Evaluation Board Configuration Options**



# Data Sheet **ADRF6703**

Device							
LD Path and Modulator Control		<b>RF</b> Section			Charge Pump (CP)		
		Divide Mode	Fractional	v	Current Reference Source	Internal(250uA)	×
		Ref Input Frequency	38.4 MHz		Current Multiplier	x2	
Modulator Bias Enabled		PFD Frequency.	38.4 MHz		CP Current [uA]=		
Div-by-2 in LO Output Chain Enabled		Modulus VCO Frequency(2xLO) 4800	1536		500uA		
		2400 MHz LO Frequency 25 kHz Channel Step Size		Hi-Z <b>Charge Pump Control</b> ×			
<b>RF Output Enabled</b>				<b>PFD</b> <b>CP Control Source</b>		Ÿ	
					PFD Phase Offset Multiplier (0-31) $\div$ 10 $\times$ 22.5°/CP current multiplier		
					PFD Phase Offset Polanty	positive	×
					PFD Phase Offset	$112.5^*$	
<b>Output Reference Mux Source</b>		VCD Controls and Enables			PFD.		
Lock Detect v.		VCO Enable	Enable	v.	PFD Divider Path Edge Sensitivity Falling Edge v		
<b>SDM Dither Control</b>		VCO LDO Enable	Enable	$\ddot{\phantom{1}}$			
Dither Restart Value		3.3V LDO Enable	Enable	्	PFD Reference Path Edge Sensitivity		
<b>SDM Dither Enable</b>	Dither En v	Charge Pump Enable	Enable	v.	Rising Edge v		
SDM Dither Magnitude	1 v	External VCO Enable	Disable	$\checkmark$	PFD Anti Backlash Delay 0 nsec		
		VCB Switch Control from SPI					
VCO Band Select from SPI	32 55	Regular		×	Cap DAC Value $\mathbf{0}$		
<b>VCO Amplitude Setting</b>					$\theta$ Spare (R7) Value		
VCO Band Select and SW Source	Band Cal v		All Registers Updated		To be Loaded in Registers on Next Update		
To be Loaded in Registers on Next Update <b>MSB</b> <b>Binary</b>	<b>LSB</b> Hex	<b>RO Updated</b>	<b>R4 Updated</b>		<b>MSB</b> Binary	<b>LSB</b>	Hex
9000 8000 0001 8888 1111	$\bullet$ 000 000110	<b>R1 Updated</b>	<b>R5 Updated</b>		1010 1010 0111 6000	1010 0 100	<b>Oaa7a4</b>
0000 8811 8888 8880 0000	003001 o 981				8000 0000 8888 0000	$\mathbf{a}$ 101 1110	0000e5
0000 8861 1000 0000 0000	001882 810 û	R2 Updated	<b>R6 Updated</b>		0001 1101 1118 1191	0000 $\bullet$ 118	ledd06
9000 0000 8808 0111 0000	<b>70000b</b> 1 011	<b>R3 Updated</b>	<b>R7 Updated</b>		8000 0000 6008 8000	0000 0 111	000087

<span id="page-32-0"></span>Figure 55. Main Controls of the Evaluation Board Control Software



Figure 56. USB Interface Circuitry on the Customer Evaluation Board

## <span id="page-34-0"></span>OUTLINE DIMENSIONS



#### <span id="page-34-1"></span>**ORDERING GUIDE**



<sup>1</sup> Z = RoHS Compliant Part.

## **NOTES**



www.analog.com

<span id="page-35-0"></span>**©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08570-0-10/11(B)** 

Rev. B | Page 36 of 36