# IS61WV12816EDBLL IS64WV12816EDBLL



# 128K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH ECC

**MAY 2020** 

#### **FEATURES**

- High-speed access time: 8, 10 ns
- Low Active Power: 85 mW (typical)
- Low Standby Power: 7 mW (typical) CMOS standby
- Single power supply
  - VDD 2.4V to 3.6V (10 ns)
  - VDD 3.3V  $\pm$  10% (8 ns)
- Fully static operation: no clock or refresh required
- Three state outputs
- · Data control for upper and lower bytes
- Industrial and Automotive temperature support
- Lead-free available
- Error Detection and Error Correction

#### **DESCRIPTION**


The *ISSI* IS61/64WV12816EDBLL is a high-speed, 2,097,152-bit static RAMs organized as 131,072 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{\text{CE}}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ . The active LOW Write Enable ( $\overline{\text{WE}}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{\text{UB}}$ ) and Lower Byte ( $\overline{\text{LB}}$ ) access.

The IS61/64WV12816EDBLL is packaged in the JEDEC standard 44-pin TSOP-II and 48-pin Mini BGA (6mm x 8mm).

#### **FUNCTIONAL BLOCK DIAGRAM**



Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and


c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



#### **TRUTH TABLE**

						I/O	PIN	
Mode	WE	CE	ŌĒ	$\overline{LB}$	$\overline{\sf UB}$	I/O0-I/O7	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Χ	Χ	Χ	High-Z	High-Z	ISB1, ISB2
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	Icc
Read	H H	L L	L L	L H	H L	Dουτ High-Z	High-Z Douт	Icc
	Н	L	L	L	L	Dout	<b>D</b> оит	
Write	L L L	L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Dın Dın	Icc

### PIN CONFIGURATION 44-Pin TSOP (Type II) (T)




#### **PIN DESCRIPTIONS**

A0-A16	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
ĪB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
V <sub>DD</sub>	Power
GND	Ground



# PIN CONFIGURATION 48-Pin mini BGA (B)



#### **PIN DESCRIPTIONS**

A0-A16	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
V <sub>DD</sub>	Power
GND	Ground



#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> + 0.5	V	
VDD	VDD Relates to GND	-0.3 to 4.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

#### Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	6	pF	
C <sub>I/O</sub>	Input/Output Capacitance	Vout = 0V	8	pF	

#### Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 3.3V$ .

#### **ERROR DETECTION AND ERROR CORRECTION**

- · Independent ECC with hamming code for each byte
- · Detect and correct one bit error per byte
- Better reliability than parity code schemes which can only detect an error but not correct an error
- Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)

#### **OPERATING RANGE (VDD)**1

OI EIIAIING	ITAITGE (VDD)			
Range	Ambient Temperature	IS61WV12816EDBLL VDD (8, 10ns)	IS64WV12816EDBLL Vdd (10ns)	
Industrial	–40°C to +85°C	2.4V-3.6V (10ns) $3.3V \pm 10\% (8ns)$	_	
Automotive (A1)	−40°C to +85°C	_	2.4V-3.6V	
Automotive (A3)	-40°C to +125°C	_	2.4V-3.6V	

#### Note:

1. Contact SRAM@issi.com for 1.8V option



#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 3.3V \pm 10\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., IoL = 8.0 mA$	_	0.4	V
VIH	Input HIGH Voltage		2	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μΑ
ILO	Output Leakage	GND $\leq$ Vout $\leq$ Vdd, Outputs Disabled	-1	1	μΑ

#### Note:

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 2.4V-3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	V <sub>DD</sub> = Min., Iон = -1.0 mA	1.8	_	V
Vol	Output LOW Voltage	V <sub>DD</sub> = Min., I <sub>OL</sub> = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	$GND \le V_{OUT} \le V_{DD}$ , Outputs Disabled	-1	1	μA

#### Note:

### POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

					В	-1	10	-2	20		
Symbol	Parameter	<b>Test Conditions</b>		Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Icc	VDD Dynamic Operating	VDD = Max.,	Com.	_	40	_	30	_	25	mA	
	Supply Current	IOUT = 0  mA, f = fMAX	Ind.	_	45	_	35	_	30		
			Auto.	_	_	_	50	_	45		
			typ.(2)	2	1	2	1				
lcc1	Operating	VDD = Max.,	Com.	_	20	_	20	_	20	mA	
	Supply Current	IOUT = 0  mA, f = 0	Ind.	_	25	_	25	_	25		
			Auto.	_	_	_	40	_	40		
Isb1	TTL Standby Current	VDD = Max.,	Com.	_	10	_	10	_	10	mA	
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	15	_	15	_	15		
	, ,	$\overline{CE} \ge V_{IH}, f = 0$	Auto.	_	_	_	30	_	30		
IsB2	CMOS Standby	V <sub>DD</sub> = Max.,	Com.	_	5	_	5	_	5	mA	
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	6	_	6	_	6		
		$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$ , or	Auto.	_	_	_	15	_	15		
		$Vin \leq 0.2V, f = 0$	typ.(2)	1.	5	1	.5				

#### Note:

<sup>1.</sup>  $V_{IL}$  (min.) = -0.3V DC;  $V_{IL}$  (min.) = -2.0V AC (pulse width < 10 ns). Not 100% tested.  $V_{IH}$  (max.) =  $V_{DD}$  + 0.3V DC;  $V_{IH}$  (max.) =  $V_{DD}$  + 2.0V AC (pulse width < 10 ns). Not 100% tested.

<sup>1.</sup> V<sub>IL</sub> (min.) = −0.3V DC; V<sub>IL</sub> (min.) = −2.0V AC (pulse width < 10 ns). Not 100% tested. V<sub>IH</sub> (max.) = V<sub>DD</sub> + 0.3V DC; V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width < 10 ns). Not 100% tested.

<sup>1.</sup> At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

<sup>2.</sup> Typical values are measured at  $V_{DD} = 3.0V$ ,  $T_A = 25^{\circ}C$  and not 100% tested.



### **ACTEST CONDITIONS**

Parameter	Unit (2.4V-3.6V)	
Input Pulse Level	0.4V to VDD-0.3V	
Input Rise and Fall Times	1V/ ns	
Input and Output Timing and Reference Level (VRef)	Vpb/2	
Output Load	See Figures 1 and 2	

#### **ACTEST LOADS**




Figure 1.




Figure 2.

### READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

			-8		10	-20		_
Symbol	Parameter	Min.	Max.	Min.	Max.	Min. Max.	Unit	
trc	Read Cycle Time	8	_	10	_	20 —	ns	
<b>t</b> AA	Address Access Time	_	8	_	10	— 20	ns	
<b>t</b> oha	Output Hold Time	2.0	_	2.0	_	2.5 —	ns	
tace	CE Access Time	_	8	_	10	— 20	ns	
tDOE	OE Access Time	_	4.5	_	4.5	— 8	ns	
thzoe(2)	OE to High-Z Output	_	3	_	4	0 8	ns	
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	0 —	ns	
thzce(2	CE to High-Z Output	0	3	0	4	0 8	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	3 —	ns	
<b>t</b> BA	LB, UB Access Time	_	5.5	_	6.5	— 8	ns	
thzb(2)	LB, UB to High-Z Output	0	3	0	3	0 8	ns	
tLZB <sup>(2)</sup>	LB, UB to Low-Z Output	0	_	0	_	0 —	ns	
<b>t</b> PU	Power Up Time	0		0	_	0 —	ns	
<b>t</b> PD	Power Down Time	_	8	_	10	— 20	ns	


#### Notes:

- Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
  Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.




#### **AC WAVEFORMS**

**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )



### **READ CYCLE NO. 2<sup>(1,3)</sup>**



- 1. WE is HIGH for a Read Cycle.
- The device is continuously selected. OE, CE, UB, or LB = VIL.
  Address is valid prior to or coincident with CE LOW transition.



#### WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)


			-8		10	-2	20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	8	_	10	_	20	_	ns	
tsce	CE to Write End	6.5	_	8	_	12	_	ns	
taw	Address Setup Time to Write End	6.5	_	8	_	12	_	ns	
tна	Address Hold from Write End	0	_	0	_	0	_	ns	
<b>t</b> sa	Address Setup Time	0	_	0	_	0	_	ns	
<b>t</b> PWB	LB, UB Valid to End of Write	6.5	_	8	_	12	_	ns	
tpwe1	WE Pulse Width	6.5	_	8	_	12	_	ns	
tPWE2	WE Pulse Width (OE = LOW)	8	_	10	_	17	_	ns	
tsd	Data Setup to Write End	5	_	6	_	9	_	ns	
thd	Data Hold from Write End	0	_	0	_	0	_	ns	
thzwe <sup>(2)</sup>	WE LOW to High-Z Output	_	3.5	_	5	_	9	ns	
tLzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	2	_	2	_	3	_	ns	

- 1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
- Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
  The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



#### **AC WAVEFORMS**


WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)



#### Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs and at least one of the  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  inputs being in the LOW state.
- 2. WRITE =  $(\overline{CE})$  [  $(\overline{LB})$  =  $(\overline{\overline{UB}})$  ]  $(\overline{\overline{WE}})$ .


#### WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)






#### **AC WAVEFORMS**

WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)



#### WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



- 1. The internal Write time is defined by the overlap of  $\overline{CE} = LOW$ ,  $\overline{UB}$  and/or  $\overline{LB} = LOW$ , and  $\overline{WE} = LOW$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsa, tha, tsb, and tho timing is referenced to the rising or falling edge of the signal that terminates the Write.
- Tested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
  WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.




## HIGH SPEED (IS61/64WV12816EDBLL)

### **DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)**

Symbol	Parameter	Test Condition	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.5	5	mA
			Ind.	_	_	6	
			Auto.			15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
<b>t</b> RDR	Recovery Time	See Data Retention Waveform		trc	_	_	ns

**Note 1**: Typical values are measured at VDD = VDR(min), TA = 25°C and not 100% tested.

### DATA RETENTION WAVEFORM (CE Controlled)





### **ORDERING INFORMATION (HIGH SPEED)**

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
8	IS61WV12816EDBLL-8BLI IS61WV12816EDBLL-8TLI	48 mini BGA (6mm x 8mm), Lead-free TSOP (Type II), Lead-free
10	IS61WV12816EDBLL-10BLI IS61WV12816EDBLL-10TLI	48 mini BGA (6mm x 8mm), Lead-free TSOP (Type II), Lead-free

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
10	IS64WV12816EDBLL-10BLA1	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV12816EDBLL-10CTLA1	TSOP (Type II), Lead-free, Copper Leadframe

Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
10	IS64WV12816EDBLL-10BLA3	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV12816EDBLL-10CTLA3	TSOP (Type II), Lead-free, Copper Leadframe



