



# FQP6N50C 500V N-Channel MOSFET

## **Features**


- 5.5 A, 500 V,  $R_{DS(on)}$  = 1.2  $\Omega$  @  $V_{GS}$  = 10 V
- Low gate charge (typical 19 nC)
- Low Crss (typical 15 pF)
- · Fast switching
- 100 % avalanche tested
- · Improved dv/dt capability

## **Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.





## **Absolute Maximum Ratings**

Symbol	Parameter			FQP6N50C	Units
V <sub>DSS</sub>	Drain-Source V	Voltage		500	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		°C)	5.5	A
		- Continuous (T <sub>C</sub> = 10	0°C)	3.5	A
I <sub>DM</sub>	Drain Current	- Pulsed	(Note 1)	22	А
V <sub>GSS</sub>	Gate-Source Vo	oltage		± 30	V
E <sub>AS</sub>	Single Pulsed A	valanche Energy	(Note 2)	300	mJ
I <sub>AR</sub>	Avalanche Curr	ent	(Note 1)	5.5	A
E <sub>AR</sub>	Repetitive Avala	anche Energy	(Note 1)	9.8	mJ
dv/dt	Peak Diode Re	covery dv/dt	(Note 3)	4.5	V/ns
$P_{D}$	Power Dissipation (T <sub>C</sub> = 25°C)  - Derate above 25°C			98	W
				0.78	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		ange	-55 to +150	°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		g purposes,	300	°C

### **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.28	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink	0.5		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

# **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQP6N50C	FQP6N50C	TO-220		-	50

# Electrical Characteristics T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter Test Conditions		Min.	Тур.	Max.	Units
Off Characte	ristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	500			V
ΔBV <sub>DSS</sub> / ΔΤ <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	0.8		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V			1	μΑ
		V <sub>DS</sub> = 400 V, T <sub>C</sub> = 125°C			10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V			-100	nA
On Characte	ristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2.0		4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.8 A		1.0	1.2	Ω
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 40 V, I <sub>D</sub> = 2.8 A (Note 4)		4.5		S
Dynamic Cha					ı	T
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz		540	700	pF
C <sub>oss</sub>	Output Capacitance	1 - 1.0 WITZ		80	105	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			15	20	pF
Switching Ch	naracteristics					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 5.5 A,		10	30	ns
t <sub>r</sub>	Turn-On Rise Time	$R_G = 25 \Omega$		35	80	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			55	120	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note 4, 5)		45	100	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 5.5 A,		19	25	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V		2.8		nC
Q <sub>gd</sub>	Gate-Drain Charge	(Note 4, 5)		8.8		nC
Drain-Source	e Diode Characteristics and Maximum R	atings				
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current				5.5	Α
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current		1		22	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 5.5 A	1		1.4	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_{S} = 5.5 \text{ A,}$	1	260		ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_F / dt = 100 A/\mu s \qquad (Note 4)$		1.6		μС

#### Notes

- ${\bf 1.}\ {\bf Repetitive}\ {\bf Rating: Pulse\ width\ limited\ by\ maximum\ junction\ temperature}$
- 2. L = 18mH, I<sub>AS</sub> = 5.5A, V<sub>DD</sub> = 50V, R<sub>G</sub> = 25  $\Omega$ , Starting T<sub>J</sub> = 25°C
- 3. I  $_{SD} \leq$  5.5A, di/dt  $\leq$  200A/ $\mu$ s,  $V_{DD} \leq$  BV $_{DSS,}$  Starting  $T_J$  = 25°C
- 4. Pulse Test : Pulse width  $\leq 300 \mu s, \ Duty \ cycle \leq 2\%$
- 5. Essentially independent of operating temperature

# **Typical Performance Characteristics**

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperatue





Figure 6. Gate Charge Characteristics



# **Typical Performance Characteristics** (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature







Figure 11. Transient Thermal Response Curve




## **Gate Charge Test Circuit & Waveform**



### **Resistive Switching Test Circuit & Waveforms**





### **Unclamped Inductive Switching Test Circuit & Waveforms**




5


## Peak Diode Recovery dv/dt Test Circuit & Waveforms








Body Diode Reverse Current



# **Mechanical Dimensions**

# TO-220



7

Dimensions in Millimeters

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	IntelliMAX™	POP™	SPM™
ActiveArray™	FASTr™	ISOPLANAR™	Power247™	Stealth™
Bottomless™	FPS™	LittleFET™	PowerEdge™	SuperFET™
CoolFET™	FRFET™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CROSSVOLT <sup>TM</sup>	GlobalOptoisolator™	MicroFET™	Power Trench®	SuperSOT™-6
DOME™	GTO™	MicroPak™	QFET <sup>®</sup>	SuperSOT™-8
EcoSPARK™	HiSeC™	MICROWIRE™	QS™	SyncFET™
E <sup>2</sup> CMOS™	I <sup>2</sup> C™	MSX™	QT Optoelectronics™	TinyLogic <sup>®</sup>
EnSigna™	i-Lo™	MSXPro™	Quiet Series™	TINYOPTO™
FACT™	ImpliedDisconnect™	OCX™	RapidConfigure™	TruTranslation™
FACT Quiet Series™		OCXPro™	RapidConnect™	UHC™
Across the board. Arour The Power Franchise <sup>®</sup> Programmable Active D		OPTOLOGIC <sup>®</sup> OPTOPLANAR™ PACMAN™	µSerDes™ SILENT SWITCHER <sup>®</sup> SMART START™	UltraFET <sup>®</sup> UniFET™ VCX™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### **LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		

Rev. I15