

### **STWA40N95K5**

# N-channel 950 V, 0.110 Ω typ., 38 A MDmesh™ K5 Power MOSFET in a TO-247 long leads package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	ΙD	Ртот
STWA40N95K5	950 V	0.130 Ω	38 A	450 W

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packaging
STWA40N95K5	40N95K5	TO-247	Tube

Contents STWA40N95K5

# **Contents**

1	Electric	eal ratings	3
2	Electric	eal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e mechanical data	10
	4.1	TO-247 long leads package information	10
5	Revisio	n history	12

STWA40N95K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate- source voltage	± 30	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	38	Α
ID	Drain current (continuous) at T <sub>C</sub> = 100 °C	24	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	152	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	450	W
I <sub>AR</sub>	Max current during repetitive or single pulse avalanche	13	Α
Eas	Single pulse avalanche energy (starting T <sub>J</sub> = 25 °C, I <sub>D</sub> = 13 A, V <sub>DD</sub> = 50 V)	700	mJ
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
T <sub>j</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature -55 to 15		°C

#### Notes:

**Table 3: Thermal data** 

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.28	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-amb max	50	°C/W

 $<sup>^{(1)}</sup>$ Pulse width limited by safe operating area.

 $<sup>^{(2)}</sup>I_{SD} \leq 19~A,~di/dt \leq 100~A/\mu s,~V_{DS(peak)} \leq V_{(BR)DSS}.$ 

 $<sup>^{(3)}</sup>V_{DS} \le 760 \text{ V}$ 

Electrical characteristics STWA40N95K5

### 2 Electrical characteristics

(T<sub>case</sub> =25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V <sub>GS</sub> = 0, I <sub>D</sub> = 1 mA	950			٧
	Zara gata valtaga drain	$V_{GS} = 0, V_{DS} = 950 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0$ , $V_{DS} = 950$ V, $T_{C}=125$ °C			50	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}=0, V_{GS}=\pm 20 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 19 A		0.110	0.130	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	3300	1	pF
Coss	Output capacitance	V <sub>GS</sub> =0, V <sub>DS</sub> =100 V, f=1 MHz	-	250	1	pF
Crss	Reverse transfer capacitance	Vas=0, Vbs=100 V, 1=1 III.12	-	2	-	pF
C <sub>o(tr)</sub> (1)	Equivalent capacitance time related	V 0 V 045 700 V	-	398	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{GS} = 0$ , $V_{DS} = 0$ to 760 V	-	142	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> =0	-	5	1	Ω
Qg	Total gate charge	$V_{DD} = 760 \text{ V}, I_D = 38 \text{ A}$	-	93	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> =10 V	-	18.7	-	nC
Qgd	Gate-drain charge	(see Figure 16: "Gate charge test circuit")	-	63.4	-	nC

#### Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 475 V, I <sub>D</sub> = 19 A,	ı	33.5	ı	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	51	-	ns
t <sub>d(off)</sub>	Turn-off-delay time	(see Figure 15: "Switching times	-	91.5	-	ns
<b>t</b> f	Fall time	test circuit for resistive load")	1	10	-	ns

 $<sup>^{(2)}</sup>$ energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current		1		38	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		152	Α
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 38 A, V <sub>GS</sub> = 0	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 38 A, di/dt = 100 A/µs	-	706		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V	-	22		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 18: "Unclamped inductive load test circuit")	1	62		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 38 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	886		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V T <sub>J</sub> = 150 °C	-	28.2		μC
IRRM	Reverse recovery current	(see Figure 18: "Unclamped inductive load test circuit")	-	64		Α

#### Notes:

Table 8: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit	
$V_{(\text{BR})\text{GSO}}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{mA}, I_{D}=0$	30	-	-	٧	


The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.


<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.


 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%


# 2.1 Electrical characteristics (curves)

















Figure 9: Normalized gate threshold voltage vs temperature

VGS(th) GIPD121120141035FSR

ID = 100 µA

1.2

1.0

0.8

0.6

0.4

0.2


-50


0


50


100


Tj(°C)












STWA40N95K5 Test circuits

AM01468v1

### 3 Test circuits






Figure 17: Test circuit for inductive load switching and diode recovery times






Figure 19: Unclamped inductive waveform





## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 TO-247 long leads package information

Figure 21: TO-247 long leads package outline HEAT-SINK PLANE E3 **A2** *b2* (3x) b BACK VIEW 8463846\_A\_F

Table 9: TO-247 long leads package mechanical data

Dim	, and the second second	mm.	
Dim.	Min.	Тур.	Max.
А	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
С	0.59		0.66
D	20.90	21.00	21.10
Е	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
Р	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25

Revision history STWA40N95K5

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
05-Aug-2015	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved